

**Research on Interface State and Reliability of 4H-SiC MOSFETs  
with Thermal Gate Oxide**

A dissertation submitted to  
Tokushima University  
in partial fulfillment of the requirements  
for the degree of  
Doctor of Philosophy

By

許 恒宇

Supervisor: Prof. Jin-Ping Ao  
Electrical and Electronic Engineering

September 2020



## ABSTRACT

Silicon carbide (SiC) is a kind of IV–IV compound material with a wide bandgap and high critical (breakdown) electric field strength. The strong chemical bonding between Si and C atoms gives this material high hardness, chemical inertness, and high thermal conductivity. The ability of SiC to form silicon dioxide (SiO<sub>2</sub>) as a native oxide is another important advantage for device fabrication. As a result of these properties, SiC has been developed as power metal–oxide–semiconductor field-effect transistors (MOSFETs) for high-power and high temperature electronics.

In a Si power MOSFET, the resistance of the drift layer cannot be neglected, but in a SiC power MOSFET, the drift layer resistance is nearly 100 times lower than that of a Si power MOSFET with the same blocking voltage, such as 1200 V. However, the channel resistance and the drift layer resistance are dominant factors in a SiC MOSFET when the blocking voltage is increased to 2–3 kV. When the blocking voltage is above 3 kV, the drift layer resistance of the SiC MOSFET becomes dominated, compared with that of a 600–1200 V Si power MOSFET. In addition, SiO<sub>2</sub> films can be directly grown on SiC substrates by conventional thermal oxidation, which is one of the advantages of SiC over other wide-gap semiconductors in device fabrication. Thermal oxidation of SiC has been believed to induce considerable interface defects at the SiO<sub>2</sub>/SiC and near-interface traps. The interface defects not only reduce the channel mobility of SiC MOSFETs but also decrease the performance reliability.

According to the oxidation mechanism, it has been found that the oxidation reaction energy at the interface of SiO<sub>2</sub>/SiC (3.12 eV) is larger than that at the interface of SiO<sub>2</sub>/Si (1.23 eV). It is widely accepted that the oxidation temperature affects the oxidation rate. With an increase of the temperature, the interface reaction rate significantly increases while the diffusion rate decreases. For this problem, we confirmed that the optimal  $D_{it}$  was obtained for the sample oxidized at 1450°C in the energy range 0.2–0.6 eV below the conduction band edge of SiC. However, there was a trade-off between  $D_{it}$  and reliability, the sample oxidized at 1250°C showed the most reliable character of those tested. To ease the tradeoff between interface state and reliability, Argon (Ar) and Nitric oxide (NO) post oxidation anneal (POA) was research. During the further results, we found that the reduction of  $D_{it}$  is mainly attributing to NO annealing and higher temperature. However, due to the

introduction of N positive charge, the flat band voltage of the SiC-MOS capacitor devices drifts in the negative direction, which will form normally on SiC-MOSFETs. On the other hands, even though Ar annealing can keep the flat band voltage comparing with the as grown one, but it is proof to weekly improve the quality of oxide layer near the SiO<sub>2</sub>/SiC interface and enhance the effect of NO annealing.

We also revealed that the interface state density near the conductance band reduces significantly when the annealing temperature reaches to 1300°C or the annealing time extends to 120 min by further experiments. It is suggested that the interface state density reduces when the POA temperature was elevated or the POA time was extended. We also worked that the effects of NO annealing temperature and time on the reliability of 4H-SiC MOS gate oxide. And from the results of field-to-breakdown ( $E_{BD}$ ) and charge-to-breakdown ( $Q_{BD}$ ), find it is effectively improving the insulation properties and reliability of gate oxide by high temperature NO annealing.

Related studies have shown that controlling the macro stress of SiC materials and the local stress generated by defects is benefit on improving the interface characteristics of SiC devices, indicating that the mechanism of the thermal oxide reliability of SiC MOS devices revealed by stress research is necessary. Recently, research already has gradually focused on the process to the SiC material itself. It is expected to improve the interface problems of SiC MOS devices. In this paper, by commercial silicon carbide epitaxial material, the defects on the interface state and reliability of the gate oxide film are investigated. The effect of grinding-induced stress on interface state density of SiC/SiO<sub>2</sub> was investigated and also calculated by first-principle calculations, and the energy levels ( $E_0$ ) of the samples related to the lattice constants of the SiC crystal, indicating that stress mainly affected the SiO<sub>2</sub>/SiC interface. Furthermore, we studied the excessive compressive/tensile curvature, induced by stress/strain, decreased reliability of SiO<sub>2</sub> films, expressed by  $E_{BD}$  and  $Q_{BD}$  during dry thermal oxidation processes. We suggest that a “stress free” oxide film might be the best choice for SiC-MOSFET applications. These results will be useful for industrial applications of SiC and SiC-based devices and practical epitaxy wafer selection.

**Keywords:** 4H-SiC, Interface state, Reliability, MOSFETs, Thermal gate oxide.

# CONTENTS

<b>Chapter 1: Introduction</b> .....	- 1 -
§ 1.1 Features of SiC MOSFET .....	- 1 -
§ 1.2 Interface State Density, Reliability and the Flat-band Voltage.....	- 5 -
§ 1.3 Facing Challenges .....	- 7 -
§ 1.4 References .....	- 14 -
<b>Chapter 2: Influence of Oxidation Temperature and Atmosphere on the SiO<sub>2</sub>/SiC Interface State and Reliability</b> .....	- 15 -
§ 2.1 Ultrahigh-temperature Oxidation of 4H-SiC (0001) and Gate Oxide Reliability Dependence on Oxidation Temperature.....	- 15 -
§ 2.1.1 Introduction .....	- 15 -
§ 2.1.2 Experimental .....	- 16 -
§ 2.1.3 Measurement and Discussion .....	- 17 -
§ 2.1.4 Results .....	- 22 -
§ 2.2 Analysis the Enhancement of Effects by Sequential Annealing in Ar and NO on 4H-SiC MOS devices .....	- 23 -
§ 2.2.1 Introduction .....	- 23 -
§ 2.2.2 Materials and Methods.....	- 24 -
§ 2.2.3 Results and Discussion .....	- 25 -
§ 2.2.3.1 Bidirectional C-V Measurement .....	- 25 -
§ 2.2.3.2 Interface State Density .....	- 27 -
§ 2.2.3.3 F-N barrier of Gate Dielectric.....	- 28 -
§ 2.2.3.4 Reliability of Gate Dielectric .....	- 29 -
§ 2.2.4 Discussion .....	- 31 -
§ 2.2.5 Conclusion.....	- 32 -
§ 2.3 References .....	- 33 -
<b>Chapter 3: The Mechanism of the Effects of NO Annealing on the SiO<sub>2</sub>/SiC Interface State and Reliability</b> .....	- 37 -
§ 3.1 The Correlation between the Reduction of Interface State Density at the SiO <sub>2</sub> /SiC Interface and the NO Post-Oxide-Annealing Conditions .....	- 37 -
§ 3.1.1 Introduction .....	- 37 -
§ 3.1.2 Experiment .....	- 38 -
§ 3.1.3 Measurement and Discussion .....	- 39 -
§ 3.1.4 Summary .....	- 44 -
§ 3.2 Reliability of 4H-SiC (0001) MOS Gate Oxide by NO Post-Oxide-Annealing.....	- 45 -
§ 3.2.1 Introduction .....	- 45 -
§ 3.2.2 Experiment .....	- 46 -
§ 3.2.3 Measurement and Discussion .....	- 46 -
§ 3.2.4 Summary .....	- 50 -
§ 3.3 References .....	- 52 -
<b>Chapter 4: Investigation on the Influence of Stress on Threshold Voltage, Interface State and Reliability</b> .....	- 54 -
§ 4.1 Effect of Grinding-Induced Stress on Interface State Density of SiC/SiO <sub>2</sub> .....	- 54 -
§ 4.1.1 Introduction .....	- 54 -
§ 4.1.2 Experiment .....	- 55 -
§ 4.1.3 Results and Discussion .....	- 56 -
§ 4.1.4 Conclusion.....	- 60 -
§ 4.2 Influence of Curvature Induced Stress to the Flatband Voltage and Interface Density on 4H-SiC MOS Structure.....	- 61 -
§ 4.2.1 Introduction .....	- 61 -
§ 4.2.2 Experiment .....	- 62 -
§ 4.2.3 Measurement and Discussion .....	- 66 -
§ 4.2.4 Summary .....	- 71 -

§ 4.3 Influence of Curvature Induced Stress on First Principle Calculation and the Reliability on 4H-SiC (0001) Thermally Grown SiO <sub>2</sub> Gate Oxide.....	- 72 -
§ 4.3.1 Introduction.....	- 72 -
§ 4.3.2 Experiment method.....	- 76 -
§ 4.3.3 Results and Discussion.....	- 77 -
§ 4.3.3.1 TZDB Measurement.....	- 82 -
§ 4.3.3.2 TDDB Measurement.....	- 84 -
§ 4.3.4 Conclusions.....	- 85 -
§ 4.4 References.....	- 87 -
<b>Chapter 5: Conclusion and Future Works.....</b>	<b>- 90 -</b>
§ 5.1 Summary and Conclusions.....	- 90 -
§ 5.2 Suggestion for Future Works.....	- 91 -
<b>Publication List.....</b>	<b>- 94 -</b>

# Chapter 1: Introduction

## § 1.1 Features of SiC MOSFET

In recent years, environmental issues and energy conservation and emission reduction issues have become increasingly prominent, and energy conservation, environmental protection and low-carbon development have gradually become a global consensus. Electric energy as the ultimate form of energy has been incorporated into people's daily life in large quantities. Increasing the utilization rate of electrical energy has become the most obvious method in energy saving, emission reduction and environmental protection, and reducing the energy consumption of core power electronic devices has become an urgent problem to be solved. Silicon carbide (SiC) material is one of the wide band gap semiconductor materials after Silicon (Si) and Gallium arsenide (GaAs) material, which is extremely superior Physical and chemical properties. In recent years, SiC power electronic devices have attracted much attention in the fields of wind power generation, new energy vehicles, motor drives, rail transit, wind power generation, etc. As shown in Figure 1-1, SiC power electronic devices are particularly used in high-voltage and high-power applications. It is expected to replace traditional Si-based power electronic devices to achieve high efficiency, energy saving and environmental protection, miniaturization and light weight of power conversion systems <sup>[1]</sup>.




Figure 1-1. Excellent performance and application prospects of SiC power electronic devices

Table I-I shows the electrical properties of 4H-SiC materials compared with other materials. Compared with traditional Si materials, SiC has a wider band gap (3.26eV), higher thermal conductivity and greater the critical breakdown field strength. It has received extensive attention in high-power switching circuits and power system applications. In the field of high-voltage and high-power applications, the main goal of device design is to increase the break down voltage while reducing the forward resistance of the device as much as possible. Compared with Si materials, the critical breakdown electric field of SiC is increased to about 10 times. Therefore, in the case of the same doping concentration, the withstand voltage of the device can theoretically be improved by nearly 100 times <sup>[1]</sup>. And because of its higher thermal conductivity, carrier saturation rate and lower intrinsic carrier concentration, it has obvious advantages in the field of high temperature and high frequency application. The most outstanding performance advantages of SiC power electronic devices are its high voltage, large current, high frequency and high temperature operating characteristics, which can effectively reduce the power loss of power electronic systems.

Table I-I. Physical properties of various semiconductor materials

	Si	4H-SiC	GaN
Bandgap (eV)	<b>1.1</b>	<b>3.26</b>	<b>3.39</b>
Electron mobility (cm <sup>2</sup> /v · s)	1350	1000	1200
Critical electric field (MV/cm)	0.3	2.8	3
Thermal conductivity (W/cm · k)	<b>1.5</b>	<b>4.9</b>	<b>1.3</b>
Hetero junction	<b>Δ</b>	×	○

Silicon carbide (SiC) is a kind of IV–IV compound material with a wide bandgap and high critical (breakdown) electric field strength. The strong chemical bonding between Si and C atoms gives this material high hardness, chemical inertness, and high thermal conductivity. The ability of SiC to form silicon dioxide (SiO<sub>2</sub>) as a native oxide is another

important advantage for device fabrication. As a result of these properties, SiC has been developed as power metal–oxide–semiconductor field-effect transistors (MOSFETs) for high-power and high temperature electronics.

Recently, most of the leading semiconductor device manufacturers in the industry in the world have made tremendous progress on the SiC-MOSFETs devices [2], as shown in Figure 1-2. At this stage, the vast majority of commercial SiC MOSFET products are designed with N-channel planar vertical structure, and many companies have launched a new generation of SiC MOSFET products. However, our actual dynamic and static temperature characteristic tests and a series of reliability test results show that the threshold voltage of SiC-MOSFET devices is less than the threshold voltage of traditional Si devices (3–5 V) due to the immature gate oxide manufacturing process and reliability design. When the SiC-MOSFET device is tested at high temperature (150°C), the threshold voltage drops to close to 1 V. Also, when a negative voltage is applied, the threshold voltage will also drift in the negative direction. This makes the threshold voltage of the SiC-MOSFET device may be less than zero volts in extreme cases, and unexpected accidents may occur during the actual circuit control process.




Figure 1-2. Global mainstream electronic device manufacturing SiC related product roadmap products

Compared with other wide band gap semiconductor materials such as gallium nitride (GaN), SiC materials are more widely used in SiC-MOSFET devices in the field of power

devices because of their properties that can be directly oxidized to SiO<sub>2</sub>. However, compared with traditional Si materials, due to the additional presence of carbon, the SiC thermal oxidation process is very complicated. In the oxidation process, it is considered that Si and C are discharged into the oxide, resulting in a reduction in the interface reaction rate. Considering the Si and C atoms emitted from the interface and the oxidation process of C during the oxidation process, the oxidation reaction of SiC can be summarized as the processes of internal oxidation, surface oxidation, and element diffusion, as shown in Figure 1-3. [3]




Figure 1-3. Schematic diagram of high temperature oxidation interface reaction [3]

The reaction equation of SiC oxidation can be written as:



Where  $\alpha$  is the rate of CO production.

MOSFETs with a vertical structure can be divided into trench MOSFETs or planar MOSFETs. In conjunction with the development of high-voltage SiC diodes, the fabrication of vertical SiC switching devices began in the early 1990s. In 1993, a vertical 4H-SiC trench MOSFET was demonstrated by Palmour and co-workers as an important step towards high-power electronics. In 1997, the first planar double-implanted MOSFET using SiC with a blocking voltage of 760 V and a low on-resistance was reported by Cooper and co-workers. To avoid problems at the SiC MOS interface, especially in a high temperature application, a vertical junction FET (JFET) was developed, which led to the commercialization of SiC power JFETs in 2006. However, further improvement of the SiC MOSFET is required in terms of the high frequency switching performance and on-resistance reduction.

The on-resistance of a power MOSFET is naturally composed of source resistance, channel resistance, drift layer resistance, and substrate resistance in series. In a Si power MOSFET, the resistance of the drift layer cannot be neglected, but in a SiC power MOSFET, the drift layer resistance is nearly 100 times lower than that of a Si power MOSFET with the same blocking voltage, such as 1200 V. However, the channel resistance and the drift layer resistance are dominant factors in a SiC MOSFET when the blocking voltage is increased to 2–3 kV. When the blocking voltage is above 3 kV, the drift layer resistance of the SiC MOSFET becomes dominated, compared with that of a 600–1200 V Si power MOSFET.

Low channel mobility can limit the performance of a SiC MOSFET, which results in high channel resistance. To improve the channel resistance, the following methods have been used:

- (i) Decrease the cell pitch
- (ii) Reduce channel length
- (iii) Enhance channel mobility.

Decreasing the cell pitch is an effective way to increase the current density, whereas the drift layer resistance increases as the spacing between p-wells becomes smaller. Shortening the channel length may reduce the on-resistance; however, one must be vigilant of the short-channel effect. In conclusion, the enhancement of the channel mobility by decreasing the interface state density of SiO<sub>2</sub>/SiC is efficient, and will be described in the next subsection.

## § 1.2 Interface State Density, Reliability and the Flat-band Voltage

Silicon carbide (SiC) has been commercially accepted as an alternative semiconductor for high-voltage power and high energy-efficiency power MOS devices owing to its attractive properties, such as high breakdown field and high thermal conductivity. In addition, SiO<sub>2</sub> films can be directly grown on SiC substrates by conventional thermal oxidation, which is one of the advantages of SiC over other wide-gap semiconductors in device fabrication. Thermal oxidation of SiC has been believed to induce considerable interface defects at the SiO<sub>2</sub>/SiC and near-interface traps. The interface defects not only reduce the channel mobility of SiC MOSFETs but also decrease the performance reliability.

According to the oxidation mechanism, it has been found that the oxidation reaction energy at the interface of SiO<sub>2</sub>/SiC (3.12 eV) is larger than that at the interface of SiO<sub>2</sub>/Si (1.23 eV). It is widely accepted that the oxidation temperature affects the oxidation rate. With an increase of the temperature, the interface reaction rate significantly increases while the diffusion rate decreases. Recently, we reported that a larger oxide thickness results in an increase in the total number of electron traps for the dry oxidation at a temperature ranging from 1200 to 1350°C on 4H-SiC (0001). We found that a higher oxidation temperature leads to a much lower interface density by enhancing the CO ejection, which agreed well with Hijikata's results. However, nitrogen release might also be dominant at higher temperature, which could produce more nitrogen ions to decrease the interface density and the number of oxidation electron traps, which will be the focus of this study.



For the reduction of the effects of interface defects, various passivation techniques have been extensively investigated, such as annealing in ambient nitrous oxide (N<sub>2</sub>O), ammonia (NH<sub>3</sub>), or nitric oxide (NO). Post-oxide-annealing (POA) in NO is regarded as the most promising method to improve the interface quality, because it is able to effectively increase the channel mobility of SiC MOS and reduce the interface state density at the 4H-SiC/SiO<sub>2</sub> interface. However, it is unclear how the interface defects are reduced by nitridation. To determine the mechanism for the further reduction of the density of interface states ( $D_{it}$ ) after NO POA, we consider that it is crucial to employ NO POA conditions suitable for the elimination of carbon precipitation or active oxidation at the interface because they are the most possible origins of these defects. However, in contrast with the Si/SiO<sub>2</sub> interface, the 4H-SiC/SiO<sub>2</sub> interface features a high  $D_{it}$  of  $10^{13} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ , evaluated based on the differences between quasi-static and theoretical capacitances ( $C-\psi_s$  method) near the 4H-SiC conduction band, which limits the inversion channel mobility of 4H-SiC MOSFETs, as well as the reliability.

Unfortunately, the annealing of NO introduced the N element at the interface. Because it releases electrons, it is positively charged. In MOS devices, the flat band voltage of the capacitor is caused to drift in the negative direction. This causes the threshold voltage of the prepared MOSFET device to be negative, forming a normally-on transistor.

### § 1.3 Facing Challenges

Silicon carbide is a promising wide bandgap semiconductor material for high-voltage and low-loss power devices. The production of SiC SBD and power MOSFETs has commercial appeal. However, more information on the physical properties of SiC defects and devices needs to be obtained.

During oxidation process, it will be different due to the difference in oxidation temperature and oxygen partial pressure, as shown in Figure 1-4. The reaction at the SiC/SiO<sub>2</sub> interface is mainly divided into three stages. The most ideal area is the area where only silicon dioxide is produced after oxidation is the area of Region 2. In this interval, the oxidation temperature and oxygen partial pressure must be strictly controlled, but during the oxidation process, there are many uncertain factors, and it is difficult to control the oxidation conditions. When the oxidation temperature is too low and the oxidation is insufficient, it is easy to leave the C element at the interface (Region 3), which affects the quality of the gate oxygen and increases the interface state density. When the oxidation temperature is too high or the oxygen partial pressure is low, although the C element and the oxygen element generate CO and escape the oxide layer, at the same time, the Si element and the O element cannot generate a tight oxide and generate silicon monoxide, making the interface Oxygen vacancies (Region 1) are generated at the site, affecting the quality of the gate oxide layer<sup>[4]</sup>.






Figure 1-4. The relationship between SiC oxidation temperature and oxygen partial pressure [4]

The current mainstream process is post-oxidation annealing in atmospheres containing nitrogen gas such as NO, nitrous oxide (N<sub>2</sub>O) or ammonia (NH<sub>3</sub>). Some papers have proposed to use N<sub>2</sub>O or direct oxidation in NO, but little improvement effect on the interface. At present, the interface nitriding technology of NO or N<sub>2</sub>O is widely used in academic research and mass production of SiC power MOSFETs. However, the experimental results show that high density fast interface states are generated near the edges of the conduction band by nitriding annealing [5-6]. Although the density of slow interface states is significantly reduced by nitridation, the gate oxygen reliability problem is not significantly improved. The electrical characteristics of SiC MOSFET devices show that the reliability problems of SiC devices (high temperature operation, threshold voltage and high mobility, etc.) and the mechanism for these reliability problems have not been solved.

Recently, research already has gradually focused on the process to the SiC material itself. It is expected to improve the interface problems of SiC MOS devices. Related studies have shown that controlling the macro stress of SiC materials and the local stress generated by defects is benefit on improving the interface characteristics of SiC devices, indicating that the mechanism of the thermal oxide reliability of SiC MOS devices revealed by stress research is necessary.

To study the influence of stress on the reliability of the gate oxygen, we should proceed from the characteristics of the SiC material and the atomic layer structure of the SiC material. Figure 1-5 explains the typical characteristics of the wave function of the bottom of SiC conduction band. According to a recent first-principles report, the wave function of the conductive bottom of SiC is almost similar to that of nearly free electrons (NFE). The amplitude of the wave function of SiC conduction band is not on the atom, but is distributed between the SiC atoms like a free electron wave function in the internal space <sup>[5]</sup>.




Figure 1-5. Wave function at the bottom of SiC conduction band <sup>[5]</sup>

As a special compound material with equal number of Si atoms and C atoms, SiC material is a typical homogeneous polymorphic material. It has been proved that there are more than two hundred and fifty allotrope materials. In the case of the same stoichiometric composition, SiC materials have different crystal structures, such as sphalerite structure, quartzite structure and rhombic structure, using C (cube crystal system: Cubic), H (hexagonal crystal system: Hexagonal), R (diamond hexagonal crystal system: Rhombohedra) represents respectively <sup>[2]</sup>. The number of Si-C layers in each stacking cycle indicating the direction of close packing can be used to accurately express a polytype, such as 3C (ABC), 4H (ABAC), 6H (ABCACB), etc., Figure 1-6 shows the atomic arrangement of several polytype structures <sup>[6]</sup>.




Figure 1-6. Common atomic arrangement of allotropes in SiC [1]

Depending on the arrangement of atoms, the band gap of SiC materials is also very different. This is because the state of the SiC conduction band with NFE characteristics is extremely sensitive to the shape change of the internal space, and the shape of the internal space depends on the SiC polytype. Figure 1-7 is a schematic diagram of the shape of the internal space of different SiC materials and the width of the band gap [5]. The shape of the internal space of 3C-SiC is straight and its length is infinite, but the shape of the internal space of 4H, 2H, 6H-SiC is Jagged. Therefore, the quantum confinement effect in 3C-SiC is inherently weak, resulting in a relatively low energy level of the NFE state and a small band gap [2]. However, in 4H-SiC, 6H-SiC or 2H-SiC, it is located inside the zigzag. The quantum confinement effect of the NFE state in space should become very large, which increases the energy level of the NFE state. Interface defects, stress and roughness will affect the NFE state, resulting in local changes in the conduction band energy, which will reduce the performance of the MOSFET, such as mobility.




Figure 1-7. Schematic diagrams of the internal space shape of different SiC materials and the width of the band gap [5]

This can be seen from Figure 1-8, which is a schematic diagram of the energy bands of Si and SiC materials. Figure 1-8 (a) shows that Si is a typical covalently bonded semiconductor and the energy band of SiC is from the NFE state determine the band gap <sup>[4,5]</sup>.




Figure 1-8. (a) Si (typical covalent bond semiconductor) (b) SiC (NFE state band gap) band diagram <sup>[5]</sup>

Among several common allotropic SiC materials in SiC, the currently commercialized SiC devices are mainly based on the growth of 4H-SiC epitaxial materials. This is due to the electrons of 4H-SiC materials compared to other structures of SiC materials, the mobility is high, the anisotropy is small, and the substrate material has good stability. The 3-D lattice structure of 4H-SiC is shown in Figure 1-9 (a). In the Si-C diatomic layer, Si atoms are light-colored atoms, C atoms are dark atoms, and the crystal surface is completely covered by the Si atom layer, called the silicon surface  $\langle 0001 \rangle$ , the carbon surface is covered by the C atomic layer  $\langle 000\bar{1} \rangle$  (C-face), and another frequently used crystal surface is the  $\langle 11\bar{2}0 \rangle$  surface (a-face). The hexagonal structure of 4H-SiC is shown in Figure 1-9 (b) <sup>[7]</sup>. 4H-SiC epitaxial material was mainly used in the research process of this project, and the experiment was carried out based on 4H-SiC  $\langle 0001 \rangle$ .




Figure 1-9. (a) 3-D lattice structure (b) schematic diagram of hexagonal structure of 4H-SiC [1]

The schematic diagram of the shape of the internal space and the state of the wave function space of 4H-SiC material are shown in Figure 1-10. The study of the wave function is an indispensable research content for studying stress [5, 8].




Figure 1-10. Schematic diagram of internal state space and wave function space state of 4H-SiC [5]

Recently, a few teams are studying this theme, but the related mechanism has not been revealed, such as University of Tokyo, Tohoku University, and Nagoya University. They have begun to study the relationship between stress and the interface characteristics of SiC MOS devices. Professor K. Shiraishi of Nagoya University proposed that the  $V_{th}$  instability of SiC MOS devices caused by stress changes caused by proton mobile ions Mechanism. Professor T. Kimoto suggested that the damage layer should be completely removed before

the CMP process. Because the damage layer has very large stress, it is composed of high-density lattice defects and deep-propagated micro-cracks, which play a key role in device reliability issues, the study of stress can guide us to control and select the epitaxial wafer and wafer curvature<sup>[6, 8]</sup>.

## § 1.4 References

- [1] Kimoto T. Material science and device physics in SiC technology for high-voltage power devices [J]. Japanese Journal of Applied Physics, 2015, 54(4): 040103.
- [2] Power SiC 2016: Materials, Devices, Modules, and Applications.  
<http://www.i-micronews.com/category-listing/product/power-sic-2016-materials-devices-modules-and-applications.html>
- [3] Hijikata Y, Yaguchi H, Yoshida S. A Kinetic Model of Silicon Carbide Oxidation Based on the Interfacial Silicon and Carbon Emission Phenomenon, Applied Physics Express, 2009, 2(2): 021203--3.
- [4] Kita K, Kikuchi R H, Hirai H, et al. Control of 4H-SiC (0001) Thermal Oxidation Process for Reduction of Interface State Density [J]. Ecs Transactions, 2014, 64(8):23-28.
- [5] Shiraishi K, Chokawa K, Shirakawa H, et al. First principles study of SiC/SiO<sub>2</sub> interfaces towards future power devices[J]. Electron Devices Meeting, 1988. IEDM '88. Technical Digest. International, 2015, 2015:21.3.1-21.3.4.
- [6] Kimoto T, Cooper J A. Fundamentals of Silicon Carbide Technology (Growth, Characterization, Devices, and Applications) || Physical Properties of Silicon Carbide[M]. John Wiley & Sons Singapore Pte. Ltd, 2014.
- [7] Kimoto, Tsunenobu. Material science and device physics in SiC technology for high-voltage power devices[J]. Japanese journal of applied physics, 2015, 54(4):040103.1-040103.27.
- [8] Hatmanto A D, Kita K . Thermal-oxidation-induced local lattice distortion at surface of 4H-SiC(0001) characterized by in-plane X-ray diffractometry[J]. Applied physics express, 2018, 11(1):011201.1-011201.4.

## **Chapter 2: Influence of Oxidation Temperature and Atmosphere on the SiO<sub>2</sub>/SiC Interface State and Reliability**

### **§ 2.1 Ultrahigh-temperature Oxidation of 4H-SiC (0001) and Gate Oxide Reliability Dependence on Oxidation Temperature**

The paper confirmed the SiC/SiO<sub>2</sub> interface state density obtained from the ultrahigh-temperature dry oxidation process on 4H-SiC Si-face (0001) at up to 1550°C without any other passivating techniques. Our results were consistent with those of previous reports. Furthermore, we also considered the reliability of SiO<sub>2</sub>, which is important for its practical application, by time-dependent dielectric breakdown measurements (TDDB). The optimal interface state density was obtained for the gate oxide formed at 1450°C at E<sub>C</sub>-E=0.2~0.6 eV, whereas the gate oxide was relatively the most reliable for the oxidation at 1250 °C. It suggests that the effects of oxidation temperature of 4H-SiC (0001) had a trade-off between gate oxide reliability and SiC/SiO<sub>2</sub> interface properties.

#### **§ 2.1.1 Introduction**

Silicon carbide (SiC) is attractive for high-power electronic devices as its high energy efficiency, favorable thermal conductivity properties, and high breakdown electric field <sup>[1]</sup>. Furthermore, the ability to grow silica (SiO<sub>2</sub>) by thermal oxidation as silicon (Si), makes the Si metal–oxide–semiconductor field-effect transistor (MOSFET) technology transferable to SiC despite the requirement of relatively high oxidation temperature <sup>[2-3]</sup>. However, in contrast to the Si/SiO<sub>2</sub> interface, thermal oxidation of SiC is believed to induce a high density of interface defects and near interface traps <sup>[4-5]</sup>. The defects and traps limit the channel mobility of SiC MOSFETs, resulting in an on resistance that is higher than theoretical value <sup>[6]</sup>. To minimize the effects of these interface defects and improve the reliability of SiC MOSFETs, post-oxidation annealing (POA) in NO<sub>x</sub>, H<sub>2</sub>, or forming gas had been widely investigated <sup>[7-8]</sup>. Even though NO<sub>x</sub> annealing causes the interface state density (D<sub>it</sub>) to decrease <sup>[7]</sup>, the threshold voltage (V<sub>th</sub>) drifts to the negative direction <sup>[9-11]</sup>, which means that the MOSFETs might be easily turned on at 0V in the circuit application.

Therefore, a systematic investigation of the thermal oxidation reaction of SiC is important to the improvement of oxide reliability<sup>[12]</sup>.

It is generally believed that carbon atoms will remain at SiC/SiO<sub>2</sub> interface at low oxidation temperature and the oxygen vacancy will be dominant for high temperature<sup>[13]</sup>. Therefore, it may be possible to reliably form gate oxide by carefully controlling the oxidation temperature to effectively remove carbon atoms and inhibit the decomposition of SiO<sub>2</sub> by only thermal oxidation<sup>[5, 14]</sup>. In previous reports, the lowest interface state density was obtained for the oxide formed at 1450°C<sup>[5]</sup>. However, the reliability of SiO<sub>2</sub> has not been investigated. In this study, we fabricate SiC MOS capacitors simply by controlling the thermal oxide temperature up to 1550°C without any further passivating techniques. On the basis of value the SiC/SiO<sub>2</sub> interface state density, we especially paid attention to determine the reliability of SiO<sub>2</sub> by time zero dielectric breakdown (TZBD) and TDDB.

### § 2.1.2 Experimental

The starting substrates used in this study were 4° off-axis 4H-SiC (0001) wafers. They consist on a 350 μm-thick substrate ( $\sim 1 \times 10^{19} \text{ cm}^{-3} \text{ n}^+$  type doped) covered with 12 μm-thick epitaxial layers ( $\sim 8 \times 10^{15} \text{ cm}^{-3} \text{ n}$ -type doped). First, wafers are cleaned in diluted Hydrofluoric acid (HF) followed by RCA cleaning. After wet cleaning, the wafers were introduced into an All-CVD SiC tube thermal oxidation system, followed by oxidation at 1200 to 1550°C in 1-atm in dry O<sub>2</sub> ambient, the oxidation temperatures and times are showed in Table I. The temperature was raised at a rate of 5°C/min in pure Ar to minimize the unwanted additional oxidation below 1200°C. Over 1200°C, the temperature was increased at a slower rate (<5 °C/min) in Ar/O<sub>2</sub>=0.99/0.01 until the target oxidation temperature was reached, O<sub>2</sub> gas was introduced in this stage in order to grow a thin oxide layer on the SiC surface to protect the device's characteristics from being affected by other gases. To accurately evaluate the effect of oxidation temperature on SiO<sub>2</sub>/SiC interface and properties of SiO<sub>2</sub>, the oxide film thickness of all samples was controlled to 50 nm.

The MOS capacitors were oxidized at various temperatures then the gas flow was quickly changed from O<sub>2</sub> to Ar at the oxidation temperature before the sample was cooled down. The oxide thickness was estimated by spectroscopic ellipsometry. For the evaluation of SiO<sub>2</sub>/SiC interface and SiO<sub>2</sub> electrical characterization, Al was sputtered on the backside

after HF cleaning, RCA cleaning and reverses sputtering. Finally, Al circular electrodes ( $\phi=300\mu\text{m}$ ) were also evaporated as top-contact to form the MOS capacitors.

Table II-I. High temperature oxidation parameters.

NO.	Oxidation Temperature( $^{\circ}\text{C}$ )	Oxidation Time(min)
A	1550	10
B	1450	15
C	1350	20
D	1250	90
E	1200	200

### § 2.1.3 Measurement and Discussion

The capacitance-voltage (C-V) characteristics of the capacitors were measured at various frequencies including quasi-static capacitance-voltage (QSCV-the hold time is  $100\mu\text{s}$ , and a sweep rate of  $0.1\text{V}$ ),  $100\text{ kHz}$  and  $1\text{ MHz}$ . Figure 2-1 shows the MOS capacitance of the capacitor fabricated by oxidation at  $1350^{\circ}\text{C}$ . The oxide thickness determined by ellipsometry was  $52\text{ nm}$ , which is good agreement with capacitance equivalent thickness (CET) estimated from the maximum capacitance ( $C_{\text{max}}$ ) of the C-V curves at  $1\text{ MHz}$  to be  $53\text{ nm}$ . The CET is given by:

$$CET = \frac{\epsilon_0 \epsilon_{\text{SiO}_2} A}{C_{\text{ox}}} \quad (2-1)$$

A is the area of the 4H-SiC MOS gate electrode, and  $\epsilon_{\text{SiO}_2}$  is the dielectric constant of  $\text{SiO}_2$ .




Figure 2-1. C-V characteristics of  $\text{Al/SiO}_2$  ( $53\text{ nm}$ )/n-type 4H-SiC (0001) MOS capacitor measured by QSCV and  $100\text{ kHz}$ .

The  $D_{it}$  values for the capacitors were estimated by the  $C-\psi_s$  method and high-low frequency method [4]. The ideal C-V curve was calculated using Poisson's equation and surface potential [4]. To calculate the ideal curve, the oxide thickness, doping density of the epitaxial layer and flat-band voltage were set to 53 nm,  $8.35 \times 10^{15} \text{ cm}^{-3}$  and 5.39 V respectively, the latter value was obtained from the C-V measurements at 1 MHz. The energy-level dependence of  $D_{it}$  calculated by the  $C-\psi_s$  method are presented in Figure 2-2 as a function of energy level, with reference to the conduction band edge of SiC.  $D_{it}$  evaluated by  $C-\psi_s$  method is given by:

$$D_{it}(C - \phi_s) = \frac{C_{ox}}{q} \left( \frac{C_{QS}}{C_{OX} - C_{QS}} - \frac{C_{ideal}}{C_{OX} - C_{ideal}} \right) \quad (2-2)$$

$q$  is the electronic charge,  $C_{QS}$ ,  $C_{ox}$ , and  $C_{ideal}$  are the quasi-static, oxide, and ideal capacitance per area, respectively [4]. The measurements were done at room temperature on samples oxidized at 1200 to 1550°C. The samples exhibited  $D_{it}$  values of  $1-5 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ , which are consistent with the reported values for as-oxidized films [5, 15]. The results revealed a clear dependence of  $D_{it}$  on the thermal oxidation temperature.




Figure 2-2. Interface state density ( $D_{it}$ ) of  $\text{SiO}_2/\text{SiC}$  at room temperature as a function of energy level below the conduction band of SiC estimated by the  $C-\psi_s$  method. Five samples oxidized at temperatures from 1200 to 1550 °C were compared.

The  $D_{it}$  value for the  $\text{SiO}_2/\text{SiC}$  interfaces in samples oxidized at different temperatures was also estimated by the high-low method. The capacitors tested at the frequency 1 MHz and QSCV characteristics were used to evaluate  $D_{it}$  through the high-low method. Figure 2-3

shows the  $D_{it}$  values determined by the high–low method using:

$$D_{it}(High - Low) = \frac{C_{ox}}{q} \left( \frac{C_{Lf}}{C_{OX} - C_{Lf}} - \frac{C_{Hf}}{C_{OX} - C_{Hf}} \right) \quad (2-3)$$

$D_{it}$  is the density of interface states responding to a frequency ( $f$ ) range of  $f < 1$  MHz.  $D_{it}$  evaluated by the C- $\psi_s$  method is the total interface state density [4].  $D_{it}$  evaluated by the high-low method exhibited the same trend as that determined with the C- $\psi_s$  method. All the samples displayed  $D_{it}$  values in the range of  $0.6-4 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  at 0.2 eV, as shown in Figure 2-3. The SiO<sub>2</sub>/SiC interface with the optimal  $D_{it}$  was obtained by oxidation at 1450°C. The results obtained from the high–low method agreed with the oxidation temperature dependence of the SiC/SiO<sub>2</sub> interface properties evaluated by the C- $\psi_s$  method.




Figure 2-3. Interface state density ( $D_{it}$ ) of SiO<sub>2</sub>/SiC interface at room temperature as a function of energy level below the conduction band of SiC, estimated by high-low method. Five samples oxidized at temperatures from 1200 to 1550 °C were compared.

Figure 2-4 shows the  $D_{it}$  values at energy levels of  $E_c - E = 0.3$  and 0.6 eV as a function of the oxidation temperature determined by the C- $\psi_s$  method Figure 2-4(a) and high-low method Figure 2-4(b). The  $D_{it}$  decreased with the increase of oxidation temperature up to 1450°C, but were relatively high when the oxidation temperature was above 1500°C. The improved interface properties at high oxidation temperature may be explained by favorable CO<sub>x</sub> out-diffusion at high temperatures [13]. In addition, carbon impurities remained at the SiC/SiO<sub>2</sub> interface at low oxidation temperatures. Conversely, the degraded interface observed above 1450 °C may be related to the content of oxygen vacancies at high

temperature, as the active oxidation ( $\text{SiC} + \text{O}_2 \rightarrow \text{SiO} + \text{CO}$ ) will be dominant for high temperature region <sup>[16]</sup>, the content of oxygen vacancies increasing at high temperature. The results obtained agree well with those reported previously <sup>[5]</sup>.




Figure 2-4. The dependence of  $D_{it}$  on oxidation temperature at energy levels of  $E_c - E = 0.3 \text{ eV}$  and  $0.6 \text{ eV}$  for SiC MOS capacitors fabricated by gate oxidation at various temperatures. Results of (a) the C- $\psi_s$  method, (b) the high-low method.

Besides  $D_{it}$  at the  $\text{SiO}_2/\text{SiC}$  interface, the reliability of  $\text{SiO}_2$  was also evaluated. To analyze the reliability of the 4H-SiC MOS capacitors, TZDB measurements were performed at room temperature. During the TZDB measurement, a voltage was applied to the gate electrodes. The voltage was increased in steps of  $+0.5 \text{ V}$  till the gate oxide broke down. The oxide electric field ( $E_{ox}$ ) used in these experiments is given by:

$$E_{ox} = \frac{V_g - V_{FB}}{T_{ox}} \quad (2-4)$$

$V_g$  is the gate voltage,  $V_{FB}$  is the flat band voltage,  $V_{FB}$  was also determined from high-frequency C-V characteristics <sup>[7,17]</sup>, and the  $V_{FB}$  were about  $5.5\text{-}5.7 \text{ V}$ . Then, a constant-voltage stress a little less than breakdown voltage was applied to the gate oxide at room temperature to analyze the time to breakdown ( $T_{BD}$ ) of the samples.

Figure 2-5 shows the leakage current density-electric field (J-E) curves for the capacitors oxidized at different temperatures. The  $E_{ox}$  of the five samples only by oxidation are range from  $8.7 \text{ MV/cm}$  to  $11.2 \text{ MV/cm}$ .  $E_{ox}$  of the MOS capacitor oxide at  $1250^{\circ}\text{C}$  was the highest at  $11.2 \text{ MV/cm}$  which we plot it as Figure 2-6. Therefore, comparing with the samples oxidized above  $1250^{\circ}\text{C}$  shows that raising the oxidation temperature did not improve the reliability of the samples even though  $D_{it}$  was the lowest at  $1450^{\circ}\text{C}$ .




Figure 2-5. Typical J-E characteristics of SiC MOS samples oxidized from 1200 to 1550°C.




Figure 2-6. The oxidation temperature dependence of  $Q_{BD}$  at the failure rate 63.2% for SiC MOS capacitors fabricated by gate oxidation at various temperatures

The Weibull distribution plots of charge-to-breakdown were extracted from constant-voltage TDDB measurements for thermal oxides. The TDDB measurements were also performed at room temperature. Figure 2-7 depicts the TDDB measurement results for the thermally oxidized MOS capacitors. The charge-to-breakdown ( $Q_{BD}$ ) was biggest when the sample was oxidized at 1250°C. The  $Q_{BD}$  value at a cumulative failure rate of 63.2% was  $5.2 \times 10^{-4} \text{ C/cm}^2$ . Figure 2-8 displays the oxidation temperature dependence of  $Q_{BD}$  at the failure rate 63.2% for SiC MOS capacitors [17]. For sample oxidized above 1250°C,  $Q_{BD}$  decreased as the oxidation temperature increased. This illustrated the quality of the oxide layer degraded as the gate oxidation temperature increased.




Figure 2-7. Weibull distribution of  $Q_{BD}$  obtained from TDDDB measurement for SiC MOS capacitors fabricated by gate oxidation at various temperatures.




Figure 2-8. The oxidation temperature dependence of  $Q_{BD}$  at the failure rate 63.2% for SiC MOS capacitors fabricated by gate oxidation at various temperatures

### § 2.1.4 Results

In conclusion, ultra-high-temperature thermal oxidation of 4H-SiC Si-face was investigated. The C-V and TDDDB measurements were used to characterize the gate oxide characteristics and reliability at room temperature of the SiC MOS capacitors. The C-V measurements confirmed that the optimal  $D_{it}$  was obtained for the sample oxidized at 1450°C in the energy range 0.2–0.6 eV below the conduction band edge of SiC. However, there was a trade-off between  $D_{it}$  and reliability, the sample oxidized at 1250°C showed the most reliable character of those tested.

## § 2.2 Analysis the Enhancement of Effects by Sequential Annealing in Ar and NO on 4H-SiC MOS devices

The effect of Ar annealing, NO annealing and sequential annealing in Ar and NO on interfacial characteristics and reliability of SiC MOS capacitors are investigated. The results show that sequential annealing has the best effect to improve reliability and oxide insulation. The reduction of interface state by sequential annealing is similar to that by NO annealing and better than that by Ar annealing. It suggests Ar annealing and NO annealing can remove specific defects; while sequential annealing can enhance the effect of annealing. The experiment provides new inspiration on annealing process of SiC MOS devices.

### § 2.2.1 Introduction

Silicon carbide (SiC) metal oxide semiconductor field effect transistors (MOSFETs) are expected to replace silicon-based power MOSFETs due to its excellent physical properties. Compared with other compound semiconductors, SiC is the only material can form SiO<sub>2</sub> layer by thermal oxidation, which can makes the silicon process transfer to SiC directly. However, C related defects generate in oxidation process, and the electrical properties of SiC MOSFETs are reduced <sup>[18,19]</sup>. In addition, the barrier height between SiO<sub>2</sub> and 4H-SiC is smaller than that between SiO<sub>2</sub> and Si, and the gate leakage of SiC MOS devices increases, which limits the lifetime of MOS devices <sup>[20]</sup>. Therefore, it is necessary to improve the manufacturing process to further increase the performance and reliability of SiC MOS devices.

In order to improve the performance and reliability of SiC MOS devices, high temperature annealing in a specific atmosphere has been widely studied. Ar annealing can reduce the interface state and improve the mobility of devices without introducing other elements and forming related defects <sup>[21, 22]</sup>. NO annealing shows better effect of passivate defect near the SiO<sub>2</sub>/SiC interface <sup>[23-25]</sup>. Higher annealing temperature and longer annealing time can reduce interface defects better <sup>[26]</sup>. But it reduces the threshold voltage and makes the device more susceptible to the interference of gate electrode. However, the mobility and reliability of state-of-art SiC MOSFETs is far from material limit and need further improvement. The conventional way to improve the characteristics of the device is to change the experimental conditions of the existing process or annealing in a new atmosphere.

However, the combination of multiple annealing processes with complementary advantages has not been further studied. In this paper, the improvement of NO annealing affected by Ar annealing after thermal oxidation was studied, which provides new inspiration on annealing process of SiC MOS devices.

### § 2.2.2 Materials and Methods

The MOS structures were fabricated by using 4° off-axis n-type 4H-SiC (0001) epilayers with a donor concentration of  $8 \times 10^{15} \text{ cm}^{-3}$ . Following by standard Radio Corporation of America (RCA) cleaning, dry oxidation was carried out at 1250°C for 90 min. The oxide thickness determined from the accumulation capacitance was about 50 nm. Then the samples were divided in groups for high temperature annealing process. The annealing process was carried out in Ar or NO atmosphere at 1300°C under standard atmospheric pressure. SiC MOS capacitors annealed at 1300°C in NO is expected to obtain lower interface state [27,28]. The annealing time in NO is 30 min, in case of saturation of annealing effect [29]. Under this annealing condition, the number of passivated defects per unit time is obvious, which is more beneficial to observe the effect of Ar annealing on NO annealing. Details of annealing conditions are given in Table II-II. The MOS capacitors were prepared by evaporating 200 nm Al on the oxide as gate electrode and on the bottom of SiC substrates as back electrode.

Table II-II. Details of high temperature annealing process and sample grouping

Sample	Atmosphere	Temperature	Time
as-ox	-	-	-
Ar 1300	Ar/O <sub>2</sub> = 9:1	1300°C	15 min
NO 1300	N <sub>2</sub> /NO = 9:1	1300°C	30 min
Ar/NO 1300	Ar/O <sub>2</sub> = 9:1	1300°C	15 min
	N <sub>2</sub> /NO = 9:1	1300°C	30 min

The bidirectional capacitance-voltage test was used to characterize the near interface oxide traps (NITs). Multi frequency capacitance-voltage (C-V) method is used to measure the density of interface state ( $D_{it}$ ) for SiC MOS capacitor. Current-voltage (I-V) test is used to test F-N tunneling barrier. Time dependent dielectric breakdown (TDDB) is used to characterize the reliability of gate oxide.

## § 2.2.3 Results and Discussion

### § 2.2.3.1 Bidirectional C-V Measurement

The results of bidirectional C-V measurement with frequency of 1 MHz is shown in Figure 2-9. The gate voltage direction of bidirectional capacitance-voltage measurement is from negative to positive and then back to negative. All the C-V curves show positive flat-band voltage, while the ideal flat-band voltage of SiC MOS is close to 0 V, which suggests the generation of negative defects in the preparation of SiC MOS capacitor. The curve position of sample NO1300 and Ar/NO1300 shows left drift compare with other samples, because of the introduction of N atoms. For SiC MOS devices after NO annealing, N atoms are accumulated at SiO<sub>2</sub>/SiC interface<sup>[30]</sup>. The introduction of N atom can effectively reduce the interface state, but the NITs produced<sup>[31]</sup>. These traps can release electrons and presented as positive charge, which leads to the negative drift of C-V curve and makes the flat-band voltage close to the ideal value<sup>[32, 33]</sup>. Compared with sample as-ox, the C-V curve of sample Ar1300 shows slight negative shift, which implies some defects are repaired by Ar annealing. The sample Ar/NO1300 shows right drift compared with the sample NO1300, which suggest the repaired defects by Ar annealing inhibit the accumulation of nitrogen at the SiO<sub>2</sub>/SiC interface. It can be deduced that the N accumulation is promoted by the un-annealed defects near the interface. All the samples show hysteresis because of the curve drift in bidirectional C-V measurement. When the gate voltage sweeps from negative to positive, NITs capture the accumulated electrons near the SiO<sub>2</sub>/SiC interface. The time constants of these defects are longer than that of the interface state defects so that it cannot follow the AC signal at room temperature<sup>[34]</sup>. These traps have to take a long time to release electrons, and change the position of C-V curves in the later measurement<sup>[35, 36]</sup>. In practical application of MOSFETs, hysteresis will cause large off-state leakage current and small on-state current, and increase switch time and energy loss<sup>[36]</sup>. It can be easily observed that the process including NO annealing can effectively reduce the hysteresis and then improve the stability of MOS devices.




Figure 2-9. Bidirectional C-V measurement of SiC MOS capacitor

The further comparison of hysteresis for SiC MOS capacitors is described in Figure 2-10. The hysteresis is expressed by the change of flat-band voltage in bidirectional C-V measurement. All the annealed samples show decreased hysteresis compared with sample as-ox. When Ar annealing is carried out, the hysteresis voltage decrease. It indicates that Ar annealing repaired a portion of NITs [21]. The hysteresis voltage of NO annealed samples is further reduced, which suggests that the introduction of N has better effect on reducing NITs. Sample Ar/NO1300 has the lowest hysteresis voltage, indicating collaborative of Ar and NO annealing can further reduce NITs. It suggests that annealing in Ar or NO have specific effects on different kinds of NITs defects. Because the thickness of oxide layer increased in annealing process, it is not objective to just compare the hysteresis voltage. Therefore, the hysteresis voltage is converted to the effective NITs density at the interface regardless of oxide thickness:

$$N_{NITs} = \frac{A \times (V_{nFB} - V_{pFB})}{C_{ox}} \quad (2-5)$$

where  $V_{pFB}$  and  $V_{nFB}$  represent the flat-band voltage of the C-V curve sweep from negative to positive, and  $V_{nFB}$  represent respectively the flat-band voltage of the C-V curve sweep from positive to negative,  $C_{ox}$  is the oxide capacitor, and A is the area of the SiC MOS capacitor. It can be seen from Figure 2-10 that the comparison result of  $N_{NITs}$  is consistent with the previous discussion, which shows that the impact of oxide thickness on  $N_{NITs}$  is negligible. It must be note that higher electric field is applied on the samples including NO annealing process, because the lower flat-band voltage causes greater gap to the max gate test voltage, as

depicted in Figure 2-9. Therefore, the actual effect of NO annealing is better than the result depicted in Figure 2-10. It is apparent that the collaborative Ar annealing and NO annealing is effective to improve the near interface quality of SiC MOS devices.




Figure 2-10. Hysteresis of flat-band voltage in bidirectional C-V measurement and calculated NITs density of SiC MOS capacitor. Connections are just for comparison.

### § 2.2.3.2 Interface State Density

SiC MOSFETs suffered from low channel mobility owing to the high density of interface states. To evaluate the density of interface state ( $D_{it}$ ), high-low method was used [37]. The interface state defects act as capacitance to exchange charges between the bulk and the interface in low frequency measurement, but they cannot respond to this process in high frequency measurement. Capacitance differences were extracted from the high frequency and low frequency C-V characteristics, and  $D_{it}$  was calculated. In the experiment, the high frequency and low frequency characteristics was measured at 1MHz and 10 kHz. Figure 2-11 shows the  $D_{it}$  distribution relative to conduction band edge ( $E_c$ ) of 4H-SiC for SiC MOS capacitance with different annealing process. Compared with the sample as-ox, Ar annealing increases the  $D_{it}$  of SiC MOS capacitor, which implies that additional defects are generated at  $\text{SiO}_2/\text{SiC}$  interface. This is because during the annealing process, additional oxidation occurs at the  $\text{SiO}_2/\text{SiC}$  interface, which increases the density of interface defects. Annealing in oxygen with low partial pressure will cause carbon residual near the interface, which may be the reason for the increase of the  $D_{it}$  for sample Ar1300 [38]. The increase of  $D_{it}$  and the decrease of NNITs in sample Ar1300 indicate that residual carbon mainly accumulates on the SiC side of the  $\text{SiO}_2/\text{SiC}$  interface, forming interface state defects such as carbon dimers [22]. It

suggests that the Ar annealing before NO annealing mainly affects the quality of the oxide layer near SiO<sub>2</sub>/SiC interface, but has limited effect on the interface state.




Figure 2-11.  $D_{it}$  near the conduction band of SiC MOS capacitor

### § 2.2.3.3 F-N barrier of Gate Dielectric

The F-N plot was calculated from J-E characteristics of SiC MOS capacitors, and depicts in Figure 2-12. Figure 2-13 shows the F-N barrier of gate oxide dielectric after different annealing processes. The F-N barrier decreased after Ar annealing, which deteriorated the insulation of SiC MOS gate oxide on high electric field. When NITs capture electrons, the conduction band of SiO<sub>2</sub> near the interface increases<sup>[20]</sup>. Although some defects are reduced by annealing, the F-N barrier will also be reduced, resulting in poor insulation. The F-N barrier of NO1300 is increased, which indicates that the high temperature annealing in NO at 1300°C could effectively improve the insulation of SiC MOS gate dielectric. The improvement is related to the introduction of nitrogen at SiO<sub>2</sub>/SiC interface. Nitrogen may passivate some oxide traps, thus reducing the barrier narrowing of F-N tunneling and increasing the effective barrier height<sup>[34]</sup>. The annealed oxide traps also decreased the hysteresis in bi-direction C-V measurement, as depicted in Figure 1. Sample Ar/NO1300 shows higher F-N barrier height than sample NO1300, which indicates that Ar annealing can enhance the effect of NO annealing on passivating oxide traps and NITs.




Figure 2-12. Fowler-Nordheim plots of fabricated MOS capacitors.




Figure 2-13. F-N barrier of SiC MOS capacitor. Connections are just for comparison.

#### §2.2.3.4 Reliability of Gate Dielectric

Figure 2-14 shows the Weibull distribution of SiC MOS capacitors after different annealing processes in TDDB test. All the curves of annealed samples shift to the right with different degrees, which indicates that more charge can inject into gate oxide before breakdown occurred. The breakdown charge obtained by linear fitting is shown in Figure 2-15. Compared with sample as-ox, the breakdown charges for all the annealed samples are increased. The increase of breakdown charge suggested the improvement of the reliability, and increase the lifetime of SiC MOS devices in practical applications. Compared with samples annealed in Ar, the breakdown charge of gate oxide increases significantly after high

temperature annealing in NO. It indicates that the introduction of nitrogen is helpful to improve the reliability of gate dielectric for SiC MOS capacitor [35,36]. In addition, sample Ar/NO1300 shows the maximum gate dielectric breakdown charge, which indicates that Ar annealing before NO high temperature annealing is helpful to further improve the reliability of SiC MOS capacitor gate dielectric and prolong the device lifetime.




Figure 2-14. Weibull distribution of  $Q_{BD}$  obtained from TDDB measurements for the fabricated MOS capacitors.




Figure 2-15. Annealing process dependence of  $Q_{BD}$  at  $F=63.2\%$  obtained from TDDB measurement at 300 K. Connections are just for comparison.

### § 2.2.4 Discussion

The performance and reliability of SiC MOS capacitors in the experiment are summarized in Table II-III. Here we discuss the effect of Ar annealing and NO annealing effect on SiC MOS devices. C related byproducts are formed in the oxidation process, and accumulated at the SiO<sub>2</sub>/SiC interface. These defects are electrically active and reduce electrical properties and reliability. When annealing in high temperature, C related defects are diffused from SiO<sub>2</sub>/SiC interface into the oxide. But the residual C atoms in oxide will reduce the reliability<sup>[33]</sup>. The introduction of oxygen will oxidize these atoms into CO which are easier to diffuse out of SiO<sub>2</sub> layer. Furthermore, oxygen can reduce the near interface defects in oxide, and relieve the hysteresis and increase the Q<sub>BD</sub>. But the reduction of NITs reduced the F-N barrier as depicts in Figure 2-13. The D<sub>it</sub> of sample Ar1300 is high than as-ox, which may due to that the slow oxidation promotes the accumulation of C atoms at the interface. In NO annealing, N atoms accumulated in the SiO<sub>2</sub>/SiC interface. Accumulated C atoms in the interface are decomposed and the D<sub>it</sub> decreased. NO annealing could passivate defects in oxide whose energy is higher than 4H-SiC conductance band. These defects capture electronics accumulated at the SiO<sub>2</sub>/SiC interface by tunneling, and narrow the effective F-N barrier<sup>[23]</sup>. Therefore, SiC MOS capacitors annealed in NO shows increased F-N barrier compared with annealed in Ar.

Table II-III. The summary of experiment characteristics of SiC MOS

Sample	N <sub>NITs</sub> (cm <sup>-2</sup> )	D <sub>it</sub> (E <sub>c</sub> -E=0.5eV) (eV <sup>-1</sup> cm <sup>-2</sup> )	Q <sub>BD</sub> (C/cm <sup>2</sup> )	F-N Barrier (eV)
as-ox	1.49E+11	4.31E+11	0.02633	2.17
Ar 1300	1.13E+11	5.72E+11	0.04738	2.07
NO 1300	4.70E+10	1.30E+11	0.11512	2.34
Ar/NO 1300	3.56E+10	1.36E+11	0.15806	2.37

Then we discuss the effect of sequential annealing in Ar and NO. In Figure 2-10, the reduction of NITs of sample Ar1300 and sample NO1300 implies Ar annealing and NO annealing are effective to reduce near interface defects. The further reduction of NITs for Ar/NO1300 suggests Ar annealing and NO annealing passivate different defects. This conclusion is also proved by the results of TDDB measurement in Figure 2-12, where the Q<sub>BD</sub> of sample Ar/NO1300 shows the maximum value. In the Figure 2-13, J-E characteristics seem shows different trend, where the F-N barrier of sample Ar1300 reduced. The phenomenon is

related to defects in the oxide near SiO<sub>2</sub>/SiC interface. Electrons can be captured by these defects and act as negative fixed charge during measurement, and the effective barrier of SiO<sub>2</sub> and SiC increases. Electrons are more difficult to skip over the barrier and gate current decreased [20, 34]. After Ar annealing, some near interface defects are passivated, and the effective barrier are reduced. NO annealing passivates the defect which narrows the F-N barrier, and increases the effective barrier height [30]. Therefore, the ability of NO annealing to improve the insulation of SiO<sub>2</sub> layer is further enhanced by Ar annealing. The enhancement of sequential annealing is not applicable to interface state, where sample Ar/NO1300 and NO1300 shows similar distribution. It suggests the reduction of D<sub>it</sub> is mainly contributed to NO annealing. The experiments imply that the combination of several annealing process could further improve the performance and reliability of SiC MOS devices, which provides new inspiration for researchers.

### § 2.2.5 Conclusion

In summary, the effect of Ar annealing, NO annealing and sequential annealing in Ar and NO on interfacial characteristics and reliability of SiC MOS capacitors are investigated. The processes containing NO annealing could effectively reduce the defects near the SiO<sub>2</sub>/SiC interface and improve the reliability and insulation of SiO<sub>2</sub>. In particular, the sequential annealing in Ar and NO could further reduce the N<sub>NITs</sub> and improve the reliability of SiO<sub>2</sub> layer. The D<sub>it</sub> of sequential annealing and NO annealing are similar, which suggests the reduction of D<sub>it</sub> is mainly attribute to NO annealing. It shows that Ar annealing can improve the quality of oxide layer near the SiO<sub>2</sub>/SiC interface and enhance the effect of NO annealing. It implies that the combination of various annealing processes may further improve the performance and reliability of SiC MOS devices, which provides new inspiration on annealing process of SiC MOS devices.

## § 2.3 References

- [1] Kimoto, Tsunenobu. Material science and device physics in SiC technology for high-voltage power devices [J]. Japanese Journal of Applied Physics, 2015, 54(4):040103.1-040103.27.
- [2] Hirai H, Kita K. Structural difference between near interface oxides grown on Si and C faces of 4H-SiC characterized by infrared spectroscopy [J]. Applied Physics Letters, 2013, 103(13):132106.1-132106.4.
- [3] Kimoto T, Iijima A, Tsuchida H, et al. Understanding and reduction of degradation phenomena in SiC power devices[J]. 2017 IEEE International Reliability Physics Symposium (IRPS), 2017:2A-1.1-2A-1.7.
- [4] Yoshioka H, Nakamura T, Kimoto T. Generation of very fast states by nitridation of the SiO<sub>2</sub>/SiC interface[J]. Journal of Applied Physics, 2012, 112(2):p.024520.1-024520.6.
- [5] Hosoi T, Nagai D, Sometani M, et al. Ultrahigh-temperature rapid thermal oxidation of 4H-SiC(0001) surfaces and oxidation temperature dependence of SiO<sub>2</sub>/SiC interface properties[J]. Applied Physics Letters, 2016, 109(18):182114.1-182114.5.
- [6] Devynck F, Alkauskas A, Broqvist P, et al. Defect levels of carbon-related defects at the SiC/SiO<sub>2</sub> interface from hybrid functionals [J]. Physical Review B Condensed Matter, 2011, 83(19):2237-2243.
- [7] Peng ZY, Wang YY, Shen HJ, Li CZ, Wu J, Bai Y, Liu KA, Liu XY, et al. Effects of combined NO and forming gas annealing on interfacial properties and oxide reliability of 4H-SiC MOS structures[J]. Microelectronics Reliability, 2016, 58(SI):192-196
- [8] Chung G Y, Tin C C, Williams J R, et al. Improved inversion channel mobility for 4H-SiC MOSFETs following high temperature anneals in nitric oxide[J]. IEEE Electron Device Letters, 2001, 22(4):176-178.
- [9] Rozen J, Dhar S, Dixit S K, et al. Increase in oxide hole trap density associated with nitrogen incorporation at the SiO<sub>2</sub>/SiC interface[J]. Journal of Applied Physics, 2008, 103(12):124513-124513-5.
- [10] Rozen J, Dhar S, Zvanut M E, et al. Density of interface states, electron traps, and hole traps as a function of the nitrogen density in SiO<sub>2</sub> on SiC[J]. Journal of Applied Physics, 2009, 105(12):798-808.

- [11] Katsu Y, Hosoi T, Nanen Y, et al. Impact of NO annealing on flatband voltage instability due to charge trapping in SiC MOS devices[J]. Materials ence forum, 2016, 858:599-602.
- [12] Gurfinkel M, Horst J C, Suehle J S, et al. Time-Dependent Dielectric Breakdown of 4H-SiC MOS Capacitors[J]. IEEE Transactions on Device and Materials Reliability, 2008, 8(4):p.635-641.
- [13] Kita K, Hirai H, Kajifusa H, et al. Investigation of origins of the critically different MOS interface characteristics between dry-oxidized and wet-oxidized silicon carbide[J]. Microelectronic Engineering, 2017, 178(jun.):186-189.
- [14] Okamoto D, Yano H, Hatayama T, et al. Removal of near-interface traps at SiO<sub>2</sub>/4H-SiC (0001) interfaces by phosphorus incorporation[J]. Applied Physics letters, 2010, 96(20):P.203508.1-203508.3.
- [15] Hosoi T, Nagai D, Sometani M, et al. Ultrahigh-Temperature Oxidation of 4H-SiC(0001) and an Impact of Cooling Process on SiO<sub>2</sub>/SiC Interface Properties[J]. Materials Science Forum, 2017, 897:323-326.
- [16] Kita K , Kikuchi R H , Hirai H , et al. Control of 4H-SiC (0001) Thermal Oxidation Process for Reduction of Interface State Density[J]. Ecs Transactions, 2014, 64(8):23-28.
- [17] Senzaki, Junji, Suzuki, Takuma, Shimozato, Atsushi , et al. Significant Improvement in Reliability of Thermal Oxide on 4H-SiC (0001) Face Using Ammonia Post-Oxidation Annealing[J]. Materials Science Forum, 2010, 645-648(12):685-688.
- [18] Cabello, M.; Soler, V.; Rius, G.; Montserrat, J.; Rebollo, J.; Godignon, P. Advanced processing for mobility improvement in 4H-SiC MOSFETs: A review. Mater. Sci. Semicond. Process 2018, 78, 22-31.
- [19] Moghadam, H.A.; Dimitrijević, S.; Han, J.S.; Haasmann, D. Active defects in MOS devices on 4H-SiC: A critical review. Microelectron. Reliab. 2016, 60, 1-9.
- [20] Hosoi, T.; Kirino, T.; Mitani, S.; Nakano, Y.; Nakamura, T.; Shimura, T.; Watanabe, H. Relationship between interface property and energy band alignment of thermally grown SiO<sub>2</sub> on 4H-SiC(0001). Curr. Appl. Phys. 2012, 12, S79-S82.
- [21] Kobayashi, T.; Suda, J.; Kimoto, T. Reduction of interface state density in SiC (0001) MOS structures by post-oxidation Ar annealing at high temperature. AIP Adv. 2017, 7, 5.
- [22] Kato, M.; Nanen, Y.; Suda, J.; Kimoto, T. Improved Characteristics of SiC MOSFETs by Post-Oxidation Annealing in Ar at High Temperature. Materials Science Forum 2011, 679-680, 445-448.

- [23] Kobayashi, T.; Kimoto, T. Carbon ejection from a SiO<sub>2</sub>/SiC (0001) interface by annealing in high-purity Ar. *Applied Physics Letters* 2017, 111, 4.
- [24] Ito, K.; Kobayashi, T.; Kimoto, T. Influence of vacuum annealing on interface properties of SiC (0001) MOS structures. *Japanese Journal of Applied Physics* 2019, 58.
- [25] Xu, H.Y.; Wan, C.P.; Ao, J.P. The Correlation between the Reduction of Interface State Density at the SiO<sub>2</sub>/SiC Interface and the NO Post-Oxide-Annealing Conditions. *Materials Science Forum* 2019, 954, 104-108.
- [26] McDonald, K.; Feldman, L.C.; Weller, R.A.; Chung, G.Y.; Tin, C.C.; Williams, J.R. Kinetics of NO nitridation in SiO<sub>2</sub>/4H-SiC. *Journal of Applied Physics* 2003, 93, 2257-2261.
- [27] Jia, Y.F.; Lv, H.L.; Tang, X.Y.; Han, C.; Song, Q.W.; Zhang, Y.M.; Zhang, Y.M.; Dimitrijević, S.; Han, J.S.; Haasmann, D. Influence of various NO annealing conditions on N-type and P-type 4H-SiC MOS capacitors. *J. Mater. Sci.-Mater. Electron.* 2019, 30, 10302-10310.
- [28] Jia, Y.F.; Lv, H.L.; Tang, X.Y.; Song, Q.W.; Zhang, Y.M.; Zhang, Y.M.; Dimitrijević, S.; Han, J.S. Comparative study on slow-state near interface hole traps in NO and Ar annealed N-type 4H-SiC MOS capacitors by ultraviolet light. *J. Mater. Sci.-Mater. Electron.* 2018, 29, 14292-14299.
- [29] Zhang, X.F.; Okamoto, D.; Hatakeyama, T.; Sometani, M.; Harada, S.; Kosugi, R.; Iwamuro, N.; Yano, H. Characterization of near-interface traps at 4H-SiC metal-oxide-semiconductor interfaces using modified distributed circuit model. *Appl. Phys. Express* 2017, 10, 4.
- [30] Fujino, Y.; Kita, K. Estimation of near-interface oxide trap density at SiO<sub>2</sub>/SiC metal-oxide-semiconductor interfaces by transient capacitance measurements at various temperatures. *Journal of Applied Physics* 2016.
- [31] Okamoto, D.; Yano, H.; Oshiro, Y.; Hatayama, T.; Uraoka, Y.; Fuyuki, T. Investigation of Near-Interface Traps Generated by NO Direct Oxidation in C-face 4H-SiC Metal–Oxide–Semiconductor Structures. *Appl. Phys. Express* 2009.
- [32] Di Ventra, M.; Pantelides, S.T. Atomic-scale mechanisms of oxygen precipitation and thin-film oxidation of SiC. *Phys. Rev. Lett.* 1999, 83, 1624-1627.
- [33] Zhang, Y.-J.; Yin, Z.-P.; Su, Y.; Wang, D.-J. Passivation of carbon dimer defects in amorphous SiO<sub>2</sub>/4H-SiC (0001) interface: A first-principles study. *Chinese Physics B* 2018, 27.

- [34] Sometani, M.; Okamoto, D.; Harada, S.; Ishimori, H.; Takasu, S.; Hatakeyama, T.; Takei, M.; Yonezawa, Y.; Fukuda, K.; Okumura, H. Temperature-dependent analysis of conduction mechanism of leakage current in thermally grown oxide on 4H-SiC. *Journal of Applied Physics* 2015, 117, 6.
- [35] Fujihira, K.; Miura, N.; Shiozawa, K.; Imaizumi, M.; Ohtsuka, K.; Takami, T. Successful enhancement of lifetime for SiO<sub>2</sub> on 4H-SiC by N<sub>2</sub>O anneal. *IEEE Electron Device Lett.* 2004, 25, 734-736.
- [36] Kimura, M. Field and temperature acceleration model for time-dependent dielectric breakdown. *Ieee Transactions on Electron Devices* 1999, 46, 220-229.
- [37] Kobayashi, T.; Tachiki, K.; Ito, K.; Kimoto, T. Reduction of interface state density in SiC (0001) MOS structures by low-oxygen-partial-pressure annealing. *Appl. Phys. Express* 2019.

## Chapter 3: The Mechanism of the Effects of NO Annealing on the SiO<sub>2</sub>/SiC Interface State and Reliability

### § 3.1 The Correlation between the Reduction of Interface State Density at the SiO<sub>2</sub>/SiC Interface and the NO Post-Oxide-Annealing Conditions

We fabricated SiO<sub>2</sub>/4H-SiC (0001) MOS capacitors with oxidation temperature at 1350°C, followed by post-oxide-annealing (POA) in NO simply by the control of POA temperatures and times. A correlation between the reduction of interface state density and the increasing of N concentration at the interface has been indicated by C- $\psi_s$  measurement and secondary ion mass spectrometry (SIMS). The SiO<sub>2</sub>/4H-SiC interface density decreased when POA temperature was elevated, and the sample annealed at 1300°C for 30min showed the lowest interface state density about  $1.5 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  at  $E_c - E = 0.3 \text{ eV}$  when the N concentration is  $11.5 \times 10^{20} \text{ cm}^{-3}$ . Meanwhile, the SiO<sub>2</sub> /4H-SiC interface annealed at 1200°C for 120min showed the highest N concentration at the 4H-SiC/SiO<sub>2</sub> interface is  $12.5 \times 10^{20} \text{ cm}^{-3}$ , whereas the interface state density is  $2.5 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  at  $E_c - E = 0.3 \text{ eV}$  higher than 1300°C for 30min. The results suggested that higher temperature POA might be much more efficiency in decreased the 4H-SiC MOS interface density with increasing the N area concentration.

#### § 3.1.1 Introduction

Owing to its wide band gap and its high thermal conductivity, silicon carbide (SiC) is suitable for high-voltage power electronic devices with high energy efficiency. In addition, its ability to growing SiO<sub>2</sub> by thermal oxidation as silicon (Si) is one of the unique advantages over other wide-gap semiconductors such as GaN<sup>[1-2]</sup>. Among the typical poly of SiC (3C, 4H and 6H), 4H-SiC is the most suitable poly type for electronic applications. However, in contrast with the Si/SiO<sub>2</sub> interface, the 4H-SiC/SiO<sub>2</sub> interface features a high density of interface state ( $D_{it}$ ) reaching  $10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ , evaluated based on the differences between quasi-static and theoretical capacitances<sup>[3]</sup> (C- $\psi_s$  method), near the 4H-SiC conduction band, which limits the inversion channel mobility of 4H-SiC metal-oxide-semiconductor (MOS) field effect transistors<sup>[4]</sup>, as well as the reliability. For

the reduction of the effects of those interface defects, various passivation techniques have been extensively investigated, such as annealing in nitrous ( $N_2O$ ), ammonia ( $NH_3$ ) or a nitric ( $NO$ ) [5]. Post-oxide-annealing (POA) in  $NO$  is regarded as the most promising method to improve the interface quality recently [6], being effectively increase channel mobility of SiC MOS and reduce interface state density at 4H-SiC/ $SiO_2$  interface. However, it is unclear how the interface defects are reduced by nitridation [8]. To unveil the mechanism for further reduction of  $D_{it}$  after  $NO$  POA, we consider it is crucial to employ  $NO$  POA conditions suitable for the elimination of carbon precipitation or active oxidation at the interface because they are the most possible origin of those defect.

In this study, 4H-SiC MOS interface annealed in  $NO$  has been investigated by evaluating the electrical characteristics, and a correlation between the N concentration and the interface state density ( $D_{it}$ ) at the  $SiO_2/4H-SiC$  interface has been indicated [7].

### § 3.1.2 Experiment

4H-SiC (0001) Si face wafers with a net donor concentration of  $8 \times 10^{15} \text{ cm}^{-3}$  epitaxial layers were cleaned in diluted Hydrofluoric acid (HF), followed by the oxidation at  $1350^\circ\text{C}$  for 20 min in 1-atm dry  $O_2$  with furnace. After oxidation, post-oxide-annealing (POA) was carried out in  $NO$  (10% diluted in  $N_2$ ) at the temperature from  $1200\sim 1300^\circ\text{C}$  for 30 min (Sample label: NO1300-30~NO1200-30) or the time from 30~120 min at  $1200^\circ\text{C}$  (Sample label: NO1200-30~NO1200-120), a sample without  $NO$  annealing also prepared (w/o  $NO$ ), then a circular Al electrode with a diameter of  $300 \mu\text{m}$  were sputtered on the sample surface as top-contact (300 nm). Finally, 300 nm Al were sputtered as the back electrode for the SiC MOS capacitors. The structure of 4H-SiC MOS is shown in Figure 3-1 and the experimental conditions are summarized in Table III-I.




Figure 3-1. The structure of 4H-SiC MOS

Table III-I. The experimental conditions

Label	Oxidation	NO annealing
w/o NO	1350°C,20 min	/
NO1300-30	1350°C,20 min	1300 °C,30 min
NO1250-30	1350°C,20 min	1250 °C,30 min
NO1200-30	1350°C,20 min	1200 °C,30 min
NO1200-120	1350°C,20 min	1200 °C,120 min

### § 3.1.3 Measurement and Discussion

The C-V characteristics were measured with a small signal amplitude of 30 mV and using a voltage from -10 V to 10 V, the voltage step of 0.1 V. The capacitance-voltage (C-V) characteristics measured with various frequencies by quasi-static capacitance-voltage (QSCV) and 100 kHz are shown in Figure 3-2 for the 4H-SiC MOS capacitor annealing at 1300°C for 30 min (Sample NO1300-30). The oxide thickness determined by ellipsometer was 58 nm, which is a good agreement with capacitance equivalent thickness (CET) estimated from the maximum capacitance ( $C_{max}$ ) of the C-V curves at 1MHz to be 59 nm. The CET is given by

$$CET = \frac{\epsilon_0 \epsilon_{SiO_2} A}{C_{ox}} \quad (3-1)$$

A is the area of the 4H-SiC MOS gate electrode, and  $\epsilon_{SiO_2}$  is the dielectric constant of SiO<sub>2</sub><sup>[8]</sup>.




Figure 3-2. C-V characteristics of Al/SiO<sub>2</sub> (59 nm) /n-type 4H-SiC (0001) MOS capacitor measured by QSCV and 100 kHz. The annealing condition was annealed at 1300°C for 30min.

In order to obtain the theory CV of all samples, we first need to obtain the flat band voltage, doping concentration and  $C_{ox}$  and other parameters; these parameters can be obtained by CV test at 1MHz, as shown in Figure 3-3.




Figure 3-3. C-V characteristics of Al/SiO<sub>2</sub> (59 nm) /n-type 4H-SiC (0001) MOS capacitor samples in the experiment measured by 1MHz.

At the same time, we tested the QSCV of all samples in this experiment in order to obtain the CV curve of the sample under quasi-static, as shown in Figure 3-4.




Figure 3-4. C-V characteristics of Al/SiO<sub>2</sub> (59 nm) /n-type 4H-SiC (0001) MOS capacitor samples in the experiment measured by QSCV.

Comparing the effect of flat band voltage with nitridation time at the same nitridation temperature; we will find that as the nitridation time increases, the flat band voltage moves in the negative direction, as shown in Figure 3-5.




Figure 3-5. the flatband voltage dependence on nitridation time at the same nitridation temperature in the experiment measured by QSCV.




Figure 3-6. the flat-band voltage dependence on nitridation temperature at the same nitridation time in the experiment measured by QSCV.

In addition, we also compared the effect of the nitriding temperature on the flat band voltage at the same nitriding time. We can also know that as the nitriding temperature increases, the flat band voltage drifts in the negative direction seriously, even reaching Negative voltage, as shown in Figure 3-6.

According to quasi-static capacitance-voltage (QSCV) characteristics and the high frequency C-V curve, the ideal C-V curve was calculated from Passion's equation. For the calculation of the ideal curve, the doping density in epitaxy layer and the flat-band voltage were set to  $8.63 \times 10^{15} \text{ cm}^{-3}$  and -2 V respectively by capacitance-voltage (C-V) characteristics measured with 100 kHz at room temperature (Sample NO1300-30). The

results of  $D_{it}$  are shown in Figure 3-7 as a function of energy level, with reference to the conduction band edge of 4H-SiC. The interface state density evaluated by C- $\psi_s$  method is given by

$$D_{it}(C - \phi_s) = \frac{C_{ox}}{q} \left( \frac{C_{QS}}{C_{OX} - C_{QS}} - \frac{C_{ideal}}{C_{OX} - C_{ideal}} \right) \quad (3-2)$$




Figure 3-7. Interface defect state density ( $D_{it}$ ) as a function of energy level below the conduction band of SiC, estimated by the C- $\psi_s$  method, measured at room temperature.

The measurements were done from the samples in Table I at room temperature. As a result, for all the samples, the interface state density is about  $0.5-5 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ , which are similar with the reported values of as-annealed films<sup>[5]</sup>.

To investigate the correlation between the reduction of interface state density and N concentration. Figure 3-8 shows the depth profile of N atom concentration measured by secondary ion mass spectrometry (SIMS) for the four samples annealing in NO. According to the earlier reports, the depth profile of N atoms exhibited a distinct peak at the interface for the samples annealing in NO, which is set as the origin of the horizontal axis<sup>[4,7-9]</sup>. The N peak of the samples NO1300-30~ NO1200-30 shows the N concentration increasing with the annealing temperature improving or the annealing time extending from the samples NO1200-30 ~ NO1200-120. The N concentration of sample NO1300-30 is mainly equal to sample NO1200-120, but the interface state density has a big difference.




Figure 3-8. The N concentration increases by extending the annealing time or by elevating temperature at the SiC/SiO<sub>2</sub> interface, measured by SIMS.




Figure 3-9. The dependence of  $D_{it}$  at  $E_c-E=0.3$  eV on the area concentration of N atoms.

The dependence of interface state density ( $D_{it}$ ) at  $E_c-E=0.3$  eV on the concentration of N atoms calculated from SIMS profiles is shown in Figure 3-8<sup>[10]</sup>. From the result, the interface state density showed a minimum at the annealing temperature of 1300°C. The density of interface states decreased when the N concentration increased<sup>[10]</sup>. The increasing of POA temperature reduce the  $D_{it}$  remarkably than the extending of POA time under the same increasing of N concentration. This is probably the N atoms formed strong bonds with Si or C, they passivated the origin traps of interface<sup>[9]</sup>. The data can be fitted by the first-order rate equation:  $N[t]=N^*(1-e^{-t/\tau}) + c$ .<sup>[11]</sup>

### § 3.1.4 Summary

In this article, it is revealed that the interface state density near the conductance band reduces significantly when the annealing temperature reaches to 1300°C or the annealing time extends to 120 min. In conclusion, the interface state density reduces when the POA temperature was elevated or the POA time was extended. Through SIMS measurement, it also can be concluded that the increasing of N concentration at the interface will reduce the interface state density, but the effects of temperature increasing is more remarkable.




Figure 3-10. The dependence of N Area Density on NO Annealing Time.

## § 3.2 Reliability of 4H-SiC (0001) MOS Gate Oxide by NO Post-Oxide-Annealing

In this work, we investigated the oxide reliability of 4H-SiC (0001) MOS capacitors, the oxide was fabricated about 60 nm by thermal oxidation temperature at 1350°C, the oxides than annealed at different temperatures and times in diluted NO (10% in N<sub>2</sub>). The 4H-SiC MOS structure was analyzed by C-V and I-V measurement. Compared the J-E curves and Weibull distribution curves of charge-to-breakdown for five samples under different annealing temperature and time, it shows that the high annealing temperature improves the electrical properties as the lifetime enhanced. The mode value of field-to-breakdown ( $E_{BD}$ ) for thermal oxides by post-oxide-annealing in NO for 30 min at 1350°C was 10.09 MV/cm, the charge-to-breakdown ( $Q_{BD}$ ) of this sample was the highest in all samples, and the  $Q_{BD}$  value at 63.2% cumulative failure rate was 0.15 C/cm<sup>2</sup>. The  $Q_{BD}$  of the sample annealing at 1200°C for 120 min was 0.06 C/cm<sup>2</sup>. The effects of NO annealing in high temperature enhance the lifetime of electrical properties and field-to-breakdown obviously. It can be demonstrated that the annealing temperature as high as 1300°C for 30 min can be used to accelerate TDDB of SiC MOS gate oxide.

### § 3.2.1 Introduction

As an attractive material for high-voltage and high-temperature devices and its rather exceptional ability to fabricating SiO<sub>2</sub> through thermal oxidation as silicon (Si)<sup>[3,7,12]</sup>, silicon carbide (SiC) is regarded as the next-generation material for power metal-oxide-semiconductors field-effect transistors (MOSFETs) devices<sup>[13]</sup>, it is expected to replace traditional Si power devices. However, thermal oxidation of SiC has been believed to induce a large number of defects, which will result in low channel mobility ( $\mu_{FE}$ ) (10-15 cm<sup>2</sup>/V·s) and poor reliability of oxides<sup>[15-15]</sup>. The low channel mobility is recognized as the major affects for the insufficient 4H-SiC MOS performance. It is reported that post annealing in nitric oxide (NO)s or nitrous oxide (N<sub>2</sub>O) gas can effectively improve the channel mobility for inversion-mode 4H-SiC MOSFETs<sup>[16]</sup>. It is regarded as a promising method to improve the MOS oxide quality through high temperature anneals in NO<sup>[7,12,17]</sup>.

To realize SiC based MOS devices, it is important that high quality gate oxide can be fabricated. In this study, we investigate the relationship between the oxide reliability and the annealing temperature and time by analyzing time-dependent dielectric breakdown (TDDB) behaviors of the 4H-SiC MOS capacitors. We found that annealing in NO at high temperature improves the oxide lifetime and reliability obviously than enhancing the annealing time.

### § 3.2.2 Experiment

We fabricated five SiO<sub>2</sub>/SiC capacitors on 4H-SiC (0001) substrate with an n-type epitaxy layer ( $N_D = 8 \times 10^{15} \text{ cm}^{-3}$ ). After RCA cleaning, a 4H-SiC (0001) wafer with 4° angel and n-type epitaxial layer was cleaned by dipping in hydrofluoric acid (HF) to remove sacrificial oxide layer. The samples were then immediately loaded into an oxidation furnace and oxidized in 1-atm dry O<sub>2</sub> ambient at 1350°C for 20 min. After oxidation, it was carried out in NO (10% diluted in N<sub>2</sub>) at the temperature from 1200~1300°C for 30 min or the annealing time from 0~120 min at 1200°C .Then, a circular Al (300 nm) electrodes with a diameter of 0.3 mm were sputtered on the sample surface. Finally, 300 nm Al were sputtered as the back electrodes for the MOS capacitors. The structure and fabrication process flow are showing in Figure 3-11, and the experimental conditions and experiment results are summarized in table III-I.




Figure 3-11. The structure of MOS-CAP fabrication process flow.

### § 3.2.3 Measurement and Discussion

The C-V characteristics were measured with a small signal amplitude of 30mV and using a voltage from -10 V to 10 V, the voltage step of 0.1 V. The capacitance-voltage (C-V) characteristics measured with 100 kHz are shown in Figure 3-12 for the 4H-SiC MOS

capacitors. The thickness was calculated from the accumulation capacitance of the C-V curves, which is in good agreement with the  $T_{ox}$  determined by ellipsometer.




Figure 3-12. C-V characteristics of all the samples.

The thicknesses of the samples are calculated by the high frequency C-V measurement. The  $SiO_2$  thickness of the samples is given by

$$T_{ox} = \frac{\epsilon_0 \epsilon_{SiO_2} A}{C_{ox}} \quad (3-3)$$

A is the area of the 4H-SiC MOS gate electrode, and  $\epsilon_{SiO_2}$  is the dielectric constant of  $SiO_2$ <sup>[18]</sup>.

To analyze the reliability of the 4H-SiC MOS capacitors, time-zero dielectric breakdown (TZDB) measurements were performed at room temperature. During the TZDB measurement, a voltage was applied to the gate electrodes, step by +0.5 V until the gate oxide breakdown. The electric field ( $E_{BD}$ ) used in this study is given by

$$E_{BD} = \frac{V_g - V_{FB}}{T_{ox}} \quad (3-4)$$

Where  $V_g$  is the gate voltage,  $V_{FB}$  is the flat band voltage,  $V_{FB}$  is also determined by high-frequency capacitance-voltage (C-V) characteristics. Then a constant-current stress a little less than breakdown voltage was applied to the gate oxide at 300 K to analyze the  $T_{BD}$  of the samples.

The Weibull distribution plots of charge-to-breakdown is extracted from constant-voltage TDDB measurement for thermal oxide. The time-dependent dielectric breakdown (TDDB) measurements were also performed at room temperature.

Figure 3-12 shows the high-frequency C-V of the samples using different NO annealing procedures,  $V_{FB}$  and  $T_{OX}$  estimated from the C-V characters in Figure 3-12. are summarized in Table III-II. From Figure 3-12, it can see NO annealing causing a negative shift of C-V curves. It indicates that the hole traps increase and the electron traps decreases in the thermal oxide with the increasing of annealing temperature and the extension of annealing time. The thickness of the samples unchanged essentially. The  $E_{BD}$  measured by TZDB is also in Table III-II.

Table III-II. Summary of  $T_{OX}$ ,  $V_{FB}$ , and  $E_{BD}$

Label	Oxidation	Experiments and Results			
		NO Annealing	$T_{OX}$ (nm)	$V_{FB}$ (V)	$E_{BD}$ (MV/cm)
w/o NO		/	60.12	3.5	9.386
NO1300-30		1300°C,30min	58.96	-2.03	10.09
NO1250-30	1350°C,20min	1250°C,30min	58.18	-0.667	9.825
NO1200-30		1200°C,30min	57.24	1.466	9.35
NO1200-120		1200°C,120min	59.46	0.698	9.635

Figure 3-13 shows the leakage current density-electric field (J-E) curves. The steepness of the five NO annealing samples is basically same. But the  $E_{BD}$  of the MOS capacitors annealing at 1300°C is biggest 10.09 MV/cm, which indicates an increase in effective of the insulation performance by high temperature NO annealing. Compared the sample NO 1200-30 to NO 1200-120, it finds that extending annealing time also can improve the insulation of thermal oxide. But the improvement of  $E_{BD}$  did not significantly than the raising of temperature.




Figure 3-13. Typical J-E characteristics of five MOS samples

Figure 3-14 shows the Fowler-Nordheim plots, the effective barrier heights of the MOS-CAP were estimated from the F-N current plots. The effective barrier heights ( $\Phi_B$ ) is shown in Table III where  $m/m_0=0.42$ . The  $\Phi_B$  of sample w/o NO is 2.358 eV, the samples after NO annealing get closed to the theoretical value between SiC and SiO<sub>2</sub> (2.7 eV), it indicates NO POA can enhance the insulation of the gate oxide film.




Figure 3-14. Fowler-Nordheim plots calculated by J-E curves

Figure 3-15 shows the TDDB measurement results of the NO annealing MOS-CAP. As shown in the Figure, the charge-to-breakdown ( $Q_{BD}$ ) are 0.0408, 0.2223, 0.1218, 0.0575, 0.0475 C/cm<sup>2</sup> of the sample from w/o NO to NO1200-120, remarkable increase of  $Q_{BD}$  has

been achieved by the nitridation by NO. The sample NO 1300-30 shows the highest  $Q_{BD}$  value, which is  $0.2223 \text{ C/cm}^2$  at 63.2% cumulative failure rate. But the sample NO1200-120 is  $0.0475 \text{ C/cm}^2$ . It indicates high temperature annealing can prove  $Q_{BD}$  obviously, it is good agreement with the TZDB results, which is also list in Table III-III.




Figure 3-15. Weibull distribution of  $Q_{BD}$  obtained from TDDB measurement of five NO annealing samples

Table III-III summary of  $\Phi_B$  and  $Q_{BD}$

Label	$\Phi_B(\text{eV})$	$Q_{BD}(\text{C/cm}^2)$
w/o NO	2.358	0.0408
NO1300-30	2.740	0.2223
NO1250-30	2.655	0.1218
NO1200-30	2.610	0.0575
NO1200-120	2.676	0.0475

### § 3.2.4 Summary

In this article, it is revealed that the effects of NO annealing temperature and time on the reliability of 4H-SiC MOS gate oxide. And from the results of barrier height ( $\Phi_B$ ) and charge-to-breakdown ( $Q_{BD}$ ), find it is effectively improving the insulation properties and reliability of gate oxide by higher temperature and longer times NO annealing. And from the study as shown in Figure 3-16 , it shown that annealing in higher temperature is an much more effective way to improve the reliability of 4H-SiC MOS gate oxide as compared to annealing in NO for long time.




Figure 3-16. Dependence of nitridation temperature and time on barrier height and reliability

### § 3.3 References

- [1] Yuan-Zheng Y, Yue H, Jin-Cheng Z, et al. A study on Al<sub>2</sub>O<sub>3</sub> passivation in GaN MOS-HEMT by pulsed stress [J]. Chinese Physics B, 2008, 17(4):1405-1409.
- [2] Jia Y, Lv H, Niu Y, et al. Effect of NO annealing on charge traps in oxide insulator and transition layer for 4H-SiC metal-oxide-semiconductor devices [J]. Chinese Physics B, 2016, 025(009):484-488.
- [3] Yoshioka H, Nakamura T, Kimoto T . Generation of very fast states by nitridation of the SiO<sub>2</sub>/SiC interface [J]. Journal of Applied Physics, 2012, 112(2):p.024520.1-024520.6.
- [4] Dhar S , Haney S , Cheng L , et al. Inversion layer carrier concentration and mobility in 4H-SiC metal-oxide-semiconductor field-effect transistors[J]. Journal of Applied Physics, 2010, 108(5):P.054509.1-054509.5.
- [5] Poggi A , Moscatelli F , Solmi S , et al. Effect of nitrogen implantation at the SiO<sub>2</sub>/SiC interface on the electron mobility and free carrier density in 4H-SiC metal oxide semiconductor field effect transistor channel[J]. Journal of Applied Physics, 2010, 107(4):044506.1-044506.6.
- [6] Rozen J , Dhar S , Zvanut M E , et al. Density of interface states, electron traps, and hole traps as a function of the nitrogen density in SiO<sub>2</sub> on SiC[J]. Journal of Applied Physics, 2009, 105(12):798-808.
- [7] Kimoto, Tsunenobu. Material science and device physics in SiC technology for high-voltage power devices [J]. Japanese Journal of Applied Physics, 2015, 54(4):040103.1-040103.27.
- [8] B. J. Baliga, Fundamentals of Power Semiconductor Devices (Springer, Berlin, 2008).
- [9] Fujihira K , Tarui Y , Imaizumi M , et al. Characteristics of 4H-SiC MOS interface annealed in N<sub>2</sub>O[J]. Solid State Electronics, 2005, 49(6):p.896-901.
- [10] Mcdonald K, Weller R A, Pantelides S T, et al. Characterization and modeling of the nitrogen passivation of interface traps in SiO<sub>2</sub>/4H-SiC [J]. Journal of Applied Physics, 2003, 93(5):2719-2722.
- [11] Rozen J , Dhar S , Zvanut M E , et al. Density of interface states, electron traps, and hole traps as a function of the nitrogen density in SiO<sub>2</sub> on SiC[J]. Journal of Applied Physics, 2009, 105(12):798-808.

- [12] Chung G Y, Tin C C, Williams J R, et al. Improved inversion channel mobility for 4H-SiC MOSFETs following high temperature anneals in nitric oxide[J]. IEEE Electron Device Letters, 2001, 22(4): 176-178.
- [13] Suzuki T, Senzaki J, Hatakeyama T, et al. Reliability of 4H-SiC (000-1) MOS gate oxide using N<sub>2</sub>O nitridation[C]//Materials Science Forum. Trans Tech Publications, 2009, 615: 557-560.
- [14] S. Dimitrijević, H. B. Harrison, P. Tanner, K.Y. Cheong, and J. Han, “Properties of nitrated oxides on SiC,” in Silicon Carbide Recent Major Advances, W. J. Choyke, H. Matsunami, and G. Pensl, Eds. Berlin, Germany: Springer-Verlag, 2003, pp. 373–386.
- [15] Fujihira K, Miura N, Shiozawa K, et al. Successful enhancement of lifetime for SiO<sub>2</sub> on 4H-SiC by N<sub>2</sub>O anneal[J]. IEEE electron device letters, 2004, 25(11): 734-736.
- [16] Basile A F, Rozen J, Williams J R, et al. Capacitance-voltage and deep-level-transient spectroscopy characterization of defects near SiO<sub>2</sub>/SiC interfaces[J]. Journal of Applied Physics, 2011, 109(6): 064514.
- [17] Senzaki J, Suzuki T, Shimozato A, et al. Significant improvement in reliability of thermal oxide on 4H-SiC (0001) face using ammonia post-oxidation annealing [C]//Materials Science Forum. Trans Tech Publications, 2010, 645: 685-688.
- [18] Baliga B J. Fundamentals of power semiconductor devices[M]. Springer Science & Business Media, 2010.

## **Chapter 4: Investigation on the Influence of Stress on Threshold Voltage, Interface State and Reliability**

### § 4.1 Effect of Grinding-Induced Stress on Interface State Density of SiC/SiO<sub>2</sub>

Gate oxide film on Silicon carbide (SiC) severely affects the performance of SiC metal-oxide-semiconductor field effect transistor (MOSFET). The authors investigated the influence of curvature induced stress/strain to flatband voltage ( $V_{fb}$ ) and interface density ( $D_{it}$ ) on SiO<sub>2</sub>/SiC by Capacitance-voltage (C-V) measurement. The curvature of epitaxy wafers has been identified by the Thin Film Stress Measurement system. The compress/tensile curvature led to increase of the positive  $V_{fb}$  shift (negative fixed charge) of SiO<sub>2</sub> and the interface density of SiO<sub>2</sub>/SiC during dry thermal oxidation process. In addition, the transverse optical (TO) phonon wavenumber of the samples related with the curvature of the film, indicating that stress mainly affected the interface of SiO<sub>2</sub>/SiC. According to the experimental result, the authors suggested that a “free” stress oxide film might be a best choice for the application of SiC-MOSFET.

#### § 4.1.1 Introduction

Wide band-gap materials have shown attracted interest due to the limitations of silicon for high power systems<sup>[1]</sup>. Silicon carbide (SiC) is an IV-IV wide band-gap material, which makes it higher breakdown field strength than those of many other power semiconductors. Therefore, SiC has higher doping concentration and thinner thicknesses of voltage blocking layer. The combinations of these properties make SiC devices remarkable because of lower on-resistances ( $R_{on}$ )<sup>[2]</sup>. For SiC metal oxide semiconductor field effect transistor (MOSFET) devices, especially low-voltage devices below 600V, grinding process is indispensable to make lower on-resistances due to the substrate resistance covers a large proportion<sup>[3]</sup>. Thus, a series of machining processes are indispensable to a pure SiC substrate, such as grinding, etching and Chemical Mechanical Polishing (CMP)<sup>[4]</sup>. However, there exist some problems due to the formation of damage layers after grinding process. For example, S. Tsukimoto et al. demonstrated that there exist damage layers on SiC surface layers of 0.6  $\mu\text{m}$  after

grinding process, the strain distribution of the damage layers was investigated by electron back-scatter diffraction [5]. In addition, K. Shiraishi et al. Discussed the intrinsic problems of SiC/SiO<sub>2</sub> interfaces based on first principles calculations. The results clarified that stress free process is indispensable for high quality MOSFET [6]. However, more emphases have been placed on crystallography theory to explicate the issues of stress, but rarely were performed from the perspective of the electrical properties.

In this work, the effect of the 4H-SiC surface stress on interface state density of SiC/SiO<sub>2</sub> is proposed. We have carried out experiments by using two epitaxial wafers from the same manufacturer. The stress was characterized by warp and total thickness variation (TTV), the D<sub>it</sub> was characterized using C-Ψ<sub>s</sub> method, and the absorption of peak frequencies were observed by Fourier transform infrared spectroscopy attenuated total reflection (ATR-FTIR) analysis. The main purpose is to make a commercial guideline for the consideration of the grinding process of a SiC epitaxial wafer.

#### § 4.1.2 Experiment

The experiment was carried out by using two 4°-off-axis n-type 4H-SiC (0001) Si-face epitaxial wafers from the same manufacturer (sample A and sample B, N<sub>D</sub> = 8.0×10<sup>15</sup> cm<sup>-3</sup>). Table IV-I showed the initial information of two epitaxial wafers.

Table IV-I. The initial information of two epitaxial wafers.

Sample	Diameter [mm]	Thickness [μm]	Epi-film thickness [μm]	Doping [cm <sup>-3</sup> ]
A	100±0.5	350±25	12.27	8×10 <sup>15</sup>
B	100±0.5	230±25	12.65	8×10 <sup>15</sup>

Figure 4-1 illustrates the crucial steps of the experiment. By back-grinding process, the thickness of sample B was thinned from 350 ± 25 μm to 230 ± 25 μm using the SPEEDFAM 12B-5L. The warp and TTV were measured by FLX-2320-S. RCA cleaning process was to remove the organic contaminants, thin oxide layer, and ionic contamination. Dry oxygen oxidation had proceeded at a temperature of 1350°C for 20 minutes, with the oxide thickness of about 60 nm. After oxidation, photolithography technology has been completed by Stepper 1755i7a. Aluminum was deposited with the thickness of 3000 Å as gate electrode and the thickness of 2000 Å for back electrode to form the MOS capacitor. Capacitance-voltage properties were measured by Agilent B1500 at room temperature with

the frequencies swept from 1 kHz to 1 MHz. The interface state density was analyzed based on the difference between theoretical capacitance and quasi-static capacitance ( $C-\Psi_s$  method). The absorption of peak frequencies was observed by ATR-FTIR method by the PerkinElmer - L1050022.




Figure 4-1. The key process flows of the experiment, including the formation of MOS capacitor and corresponding test.

### § 4.1.3 Results and Discussion

Table VI-II tabulates the information of these two epitaxial wafers before (sample A) and after (sample B) the back-grinding process. The parameters of the characterization of stress consist of warp and TTV. The warp is the difference between the maximum and minimum values of the median surface of a free, unclamped wafer from a reference. TTV is the difference between maximum and minimum thickness values encountered during a series of point's measurements within the wafer area <sup>[7]</sup>. After back-grinding process of the sample B, the value of warp rises from 16 µm to 57 µm and the value of TTV rise from 3 µm to 21 µm. These results suggest that the values of TTV and warp are more than 3 times higher than those before grinding process, which means that the stress increase evidently after grinding process.

Changes in the thickness of the SiC material will cause the material to deform, as shown in Figure 4-2, the deformation of the SiC material at 350 µm and 230 µm ,

respectively. The form shows the deformation before thinning.

Table IV-II. The results of stress before and after grinding by Tropel FM100 analysis.

Sample	Initial		After grinding	
	Warp[ $\mu\text{m}$ ]	TTV[ $\mu\text{m}$ ]	Warp[ $\mu\text{m}$ ]	TTV[ $\mu\text{m}$ ]
A	11.277	2.268	/	/
B	14.026	2.891	57.001	21.225




Figure 4-2. Deformation of SiC before thinning (350  $\mu\text{m}$ ) and after thinning (230  $\mu\text{m}$ )

According to the above Figure 4-2 (left), the maximum shape corresponding to the SiC material before thinning (350  $\mu\text{m}$ ) becomes 0.942  $\mu\text{m}$ , and Figure 4-2 (right) after thinning (230  $\mu\text{m}$ ) shows the maximum shape of the sample in the form of longitudinal distribution the variable is 2.139  $\mu\text{m}$ , which shows that the thinning process can lead to an increase in the deformation of the sample, that is, the warpage of the sample increases.

Similarly, the change in the thickness of the SiC material will cause the stress of the material to change. As shown in Figure 4-3, the stress distribution on the surface of the sample and the longitudinal stress distribution before and after the thinning of SiC from 350  $\mu\text{m}$  to 230  $\mu\text{m}$ , respectively. The stress at the edge of the SiC epitaxial wafer is relatively large, the maximum stress before thinning is about  $1.57 \times 10^5$  Pa, and the value of the stress after thinning increases to about  $2.40 \times 10^5$  Pa, which shows that the thinning process will As a result of the increase in stress value, the stress value increases approximately 1.53 times comparing with the original stress value without considering external forces.




Figure 4-3. Stress distribution before SiC thinning (350 um) and after thinning (230 um)

Interface quality is evaluated by interface state density, which can be estimated by high-low frequency C-V measurement or conductance method with the frequency from 1 kHz to 1MHz [8-9]. H.Yoshioka et al. proposed a modified theory named C- $\Psi_s$  method based on the quasi static and theoretical capacitance. The interface state density using C- $\Psi_s$  method is given by [10]

$$D_{it} = \frac{(C_d + C_{it})_{QS} - C_{d,theory}}{Aq^2} \quad (4-1)$$

Where  $C_d$  and  $C_{it}$  is the semiconductor capacitance and the interface-state capacitance,  $(C_d+C_{it})_{QS}$  is the  $(C_d+C_{it})$  measured under the quasi-static conditions, the  $C_{d,theory}$  is the theoretical semiconductor capacitance,  $A$  ( $7.065 \times 10^{-4} \text{ cm}^{-2}$ ) is the area of gate electrode, and  $q$  is the electric charge. Measurements were carried out at room temperature. The frequencies were from 1 kHz to 1 MHz Gate voltage was swept from depletion region to accumulation region at a voltage-sweep rate of 200 mV/s. Figure 4-4,4-5 shows the C-V and interface state

density distribution of the sample A and the sample B. It is noted that the  $D_{it}$  of sample B is higher than that of sample A. This result suggests that the interface state density would increase after back-grinding process.

In order to further validate the effect of stress on  $D_{it}$  of SiC/SiO<sub>2</sub> qualitatively, Fourier transform infrared spectroscopy attenuated total reflection was performed. ATR-FTIR is an effective method to analyze microscopic properties of substrates and films of SiO<sub>2</sub><sup>[11]</sup>. The ATR-FTIR measurements were carried at room temperature and under vacuum condition. The resolution was set to 4 cm<sup>-1</sup>, and the wave number region from 1000 to 1300 cm<sup>-1</sup>. With the incidence angle of 45°, a three-time reflection system on a single-crystalline ZnSe prism was employed. Figure 4-7 illustrates the absorption of peak frequencies of the samples. The results showed that the absorption rate of sample B is higher than that of sample A, which means that the surface roughness of sample B is greater. Thus, we can conclude that the interface density of sample B is greater than sample A. This result is consistent with above quantitative analysis.




Figure 4-4. The C-V characters of the samples.




Figure 4-5. The interface state density of SiC/SiO<sub>2</sub> versus  $E_c - E$ .

The  $D_{it}$  of sample B is higher than that of sample A.




Figure 4-7. The ATR-FTIR analysis results.

#### § 4.1.4 Conclusion

The effect of grinding-induced stress on interface state density of SiC/SiO<sub>2</sub> was investigated. It is found that the parameters of stress increased by three times after grinding process, and there is a small increment of the interface state density. These results suggest that the interface state density of SiC/SiO<sub>2</sub> increases with the grinding-induced increasing stress. Therefore, the grinding process of SiC epitaxial wafer should be regarded with some care.

## § 4.2 Influence of Curvature Induced Stress to the Flatband Voltage and Interface Density on 4H-SiC MOS Structure

Gate oxide film on Silicon carbide (SiC) severely affects the performance of SiC metal-oxide semiconductor field effect transistor (MOSFET). The authors investigated the influence of curvature induced stress/strain to flat-band voltage ( $V_{fb}$ ) and interface density ( $D_{it}$ ) on SiO<sub>2</sub>/SiC by Capacitance-voltage (C-V) measurement. The curvature of epitaxy wafers has been identified by the Thin Film Stress Measurement system. The compress/tensile curvature led to increase of the positive  $V_{fb}$  shift (negative fixed charge) of SiO<sub>2</sub> and the interface density of SiO<sub>2</sub>/SiC during dry thermal oxidation process. In addition, the transverse optical (TO) phonon wave number of the samples related with the curvature of the film, indicating that stress mainly affected the interface of SiO<sub>2</sub>/SiC. According to the experimental result, the authors suggested that a “free” stress oxide film might be a best choice for the application of SiC-MOSFET.

### § 4.2.1 Introduction

For a long time, SiC has been thought as one of the most suitable power device material for high-power and high-temperature electronics due to its high critical (breakdown) electric field strength and high thermal conductivity. Additionally, SiC is attractive because, like Si, its native oxide is SiO<sub>2</sub>, so that we can employ the thermal oxidation technical to form a SiO<sub>2</sub> layer as gate insulator for a MOSFET having a SiO<sub>2</sub>/SiC interface. However, different from the ideal SiO<sub>2</sub>/Si interface, SiO<sub>2</sub>/SiC interfaces formed by thermal oxidation of SiC contain many interface trap sites, which is the most critical limitation of the channel mobility of MOSFET.

The interface of SiO<sub>2</sub>/SiC has been improved to some extent by performing certain processes, such as higher temperature oxidation <sup>[12]</sup> and NO post-oxidation annealing <sup>[13]</sup>. However, it is unclear how the interface traps are passivated by nitridation <sup>[2]</sup>. Recently, an ex-situ and in-situ experiment suggested that physical stress in SiO<sub>2</sub>/SiC stacks formed by the thermal oxidation of SiC <sup>[14]</sup>. Furthermore, a near-interface oxides at thermally grown SiO<sub>2</sub>/SiC interfaces is investigated using infrared spectroscopy demonstrated that a strong correlation between the stress of near-interface oxides and the formation of near-interface oxide traps <sup>[15]</sup>.

To find out the physical origin of the correlation between poor SiO<sub>2</sub>/SiC interface traps and the oxidation processes, a first-principle calculation is discussed that the stress at SiO<sub>2</sub>/SiC interface during the thermal oxidation of SiC is critical for understanding the formation of the interface defects <sup>[16]</sup>. However, the experiment results of SiO<sub>2</sub>/SiC interface density on the physical stress have not yet been clarified. In this study, we report here an investigation of stress in SiO<sub>2</sub>/SiC structures, formed by dry-O<sub>2</sub> oxidation, especially paying attention to the shift of flat-band voltage from C-V measurement and interface density with C-ψ<sub>s</sub> method <sup>[10]</sup>.

#### § 4.2.2 Experiment

4-inch SiC full wafers were selected to the experiment, which were sufficiently large (>2-inch) to measured curvature caused by stress. 4 °-off-axis n-type 4H-SiC (0001) Si-face substrates with a 12 μm n-type epitaxial layer doped with nitrogen at the effective carrier density (N<sub>d</sub>-N<sub>a</sub>) 8×10<sup>15</sup>cm<sup>-3</sup> were used to fabricate MOS capacitors. The radius of curvature (R) of the samples were measured by a Thin Film Stress Measurement system, FLX-2320-S. The curvatures of the selected tensile samples A and B curvature of -0.0132 and -0.0091 (1/m), respectively. Boron ions were implanted at a fixed energy (110 keV) and different doses into the (000-1) C-face, back side, of sample C and D at room temperature. After Boron implanting, we noticed that the implanted samples C and D become to compress, which were tensile in the initial stage.

Sample C was implanted with an energy of 110 keV and a dose of 1×10<sup>16</sup> cm<sup>-3</sup>, and sample D was implanted with an energy of 110 keV and a dose of 5×10<sup>15</sup> cm<sup>-3</sup>. Figure 4-8 shows the map of the stress distribution on the surface of the SiC material before and after ion implantation. The results show that there is a significant change in the stress distribution of the SiC material after ion implantation.




Figure 4-8. Surface stress distribution of SiC before and after boron ion implantation on the back

For different doses of ion implantation, the degree of change of the strain corresponding to the sample is also different. Table VI-III shows the corresponding relationship between the radius of curvature and the stress / strain. From this, it can be seen that the sample A initially receives a small tensile stress after a large dose. After the ion implantation, the sample is converted into the sample C under less compressive stress, while the sample B is subjected to a larger initial tensile stress and converted into a sample D under greater compressive stress after a small dose of ion implantation.

Table IV-III. Boron Implantation Dose, Curvature and stress of samples

Sample	Implantation Dose( $\text{cm}^{-2}$ )	Curvature (1/m)	Stress/Strain
A	w/o	-0.0132	tensile--
B	w/o	-0.0091	tensile-
C	$1.0 \times 10^{16}$	0.0262	compress+
D	$5.0 \times 10^{15}$	0.0783	compress++




Figure 4-9. Stress state changes before and after boron ion implantation on the backside

Figure 4-9 shows the relationship between stress and curvature and warpage. From the analysis of Figure 4-9 (a) and 4-9 (b), it can be seen that the value of stress will increase approximately linearly with the increase of curvature and warpage. Figure 4-9 (c) and 4-9 (d) show that the stress value has a negative correlation with bow and radius.




Figure 4-10. Relationship between stress value and radius and bow

The standard Radio Corporation of America (RCA) cleaning process was performed to remove native oxides and other impurities on the surface of the samples prior to loading samples into furnace. Subsequently these samples underwent dry oxidation at 1150°C for 2 h in O<sub>2</sub> and then were cooled to room temperature. After oxidation, Al was sputtered on the backside after HF cleaning and anti-sputtering. Finally, Al circular electrodes ( $\phi=300\mu\text{m}$ ) were also evaporated as top-contact to form the MOS capacitors. C-V measurements were performed using an Agilent B1500A in a shielded dark box at room temperature.

### § 4.2.3 Measurement and Discussion

Figure 4-11 shows the C-V characteristics of sample A. The high frequency C-V characteristics were measured at  $f=100$  kHz with a small signal amplitude of 30 mV and the quasi-static C-V were measured at the sweep rate of ramp voltage 50 mV/s. According to the (Quasi-Static Capacitance-Voltage) QSCV and the high frequency C-V curve, the ideal C-V curve was calculated from Poisson's equation, as shown in Figure 4-11.




Figure 4-11. C-V characteristics of n-type 4H-SiC (0001) MOS capacitor.

The flat-band voltage ( $V_{fb}$ ) of tensile (sample A and B) and compress (sample C and D) samples was estimated from the 100 kHz high-frequency C-V characteristics. As shown in Figure 4-12, a positive  $V_{fb}$  shift voltage was obtained for the tensile samples (A and B), indicates that negative fixed charge appears during dry oxidation. These results coincide well with those obtained in a previous dry oxidation study<sup>[17]</sup>. Even though it is also reported a negative  $V_{fb}$  instability during wet oxidation proton act as positively charge mobile ions<sup>[18]</sup>.




Figure 4-12. The relationship between curvature and  $V_{fb}$ .

We also notice that the compress stress before oxidation affect greatly the  $V_{fb}$  and that the  $V_{fb}$  of sample C is close to the ideal value. These results imply that relieving the tensile stress can restrict the generation of negative fixed charges. The large  $V_{fb}$  of tensile sample might be attributed to the large number of electrons traps at the interface<sup>[19]</sup>. On the contrary, the  $V_{fb}$  of sample D shifts back to a positive value, which means the non-negligible negative charges exist at the  $\text{SiO}_2/\text{SiC}$  interface or in  $\text{SiO}_2$  again.

We evaluate the interface state density by the  $C-\Psi_s$  method<sup>[10]</sup>. The value of  $D_{it}$  were expressed as follows:

$$D_{it}(C - \varphi_s) = \frac{C_{ox}}{q} \left( \frac{C_{QS}}{C_{OX} - C_{QS}} - \frac{C_{Ideal}}{C_{OX} - C_{Ideal}} \right) \quad (4-2)$$

Where  $q$  is the electronic charge,  $C_{QS}$ ,  $C_{ideal}$ , and  $C_{ox}$  are the quasi-static, ideal, and oxide capacitance per area, respectively. The results of interface state density ( $D_{it}$ ) are shown in Figure 4-13 as a function of energy level, with reference to the conduction band edge of 4H-SiC. The values of  $D_{it}$  at  $E_c - E = 0.2\text{eV}$  of sample C is  $3.01 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ , which is approximately on one third of that of the sample A. Therefore, it is clear that tensile stress relieved by ion implantation is effective for reduction of  $D_{it}$  and  $V_{fb}$  discussed above. However, it should be noted that the  $C-V$  characteristics and  $D_{it}$  of bigger compress sample B is larger than C, although the curvature quality before C-face ion implantation are similar. Therefore, extreme compress stress would be another reason for the increase of  $D_{it}$ .




Figure 4-13. Interface defect state density ( $D_{it}$ ) as a function of energy level below the conduction band of SiC, estimated by the C- $\psi_s$  method, measured at room temperature.




Figure 4-14 shows the relationship between tensile/compress stress and  $D_{it}$ .

This result reveals that  $D_{it}$  decreases as the release of tensile stress and increases along with the compress stress increases. Therefore, the reduction of  $D_{it}$  was thought to be caused by the termination of implantation relieved tensile/compress stress. We are assuming two reason caused defects. Firstly, a Si-Si interaction defects caused by 2nd nearest neighbor Si-Si atom <sup>[2]</sup>. The tensile stress leads an expand of the Si-C bond, so that the oxygen atom easier insert to the bonds, which lead to the formation of interface states near conduction band bottoms.




Figure 4-15. The relationship between curvature and  $D_{it} @ E_c - E = 0.2 \text{ eV}$

To unveil the mechanism of the results, a Fourier transform infrared (FTIR) spectroscopy for stress characterization had been performed. We employed FTIR attenuated total reflection (ATR), which has also been applied for studies on microscopic structures of thermally grown oxides on SiC <sup>[20-21]</sup>, to analyze the stress of  $\text{SiO}_2$ . The ATR measurements were carried out on a single reflection system and a single-crystalline ZnSe prism with the incidence angle of  $45^\circ$  was employed on Varian Excalibur 3100. As shown in Figure 4-16, the dominant features in these spectra are the TO and LO modes arising from asymmetric Si-O stretching motions of the constituent  $\text{SiO}_4$  tetrahedra.




Figure 4-16. Infrared spectra of thermally grown SiO<sub>2</sub>.

As shown in Figure 4-17, the wavenumber of the LO phonon in the sample A (tensile--) and B (tensile-) was observed at around 1300 cm<sup>-1</sup> and red-shifted approximately to 1258 cm<sup>-1</sup> relative to the compress samples C, whereas the deeper compress sample D (compress<sup>++</sup>) was increased back to 1300 cm<sup>-1</sup>. It is known that LO phonon wavenumber red-shifts are caused by two possible factors: change of stoichiometry (SiO<sub>x</sub>) and decrease of Si-O-Si bond angle [22], which indicating a lowest stress in sample C led to a best-behaved V<sub>fb</sub> and D<sub>it</sub> behaved.




Figure 4-17. Change of LO wavenumbers with curvature.

#### § 4.2.4 Summary

In conclusion, the flatband voltage (fixed charge) and interface density of SiO<sub>2</sub>/SiC has been studied by C-V measurement. The curvature of epitaxy wafers has been identified by the Thin Film Stress Measurement system. The compress/tensile curvature led to increase of the positive V<sub>fb</sub> shift (negative fixed charge) of SiO<sub>2</sub> and the interface density of SiO<sub>2</sub>/SiC during dry thermal oxidation process. In addition, the TO peak frequency of the samples related with the curvature of the film, indicating that stress mainly affected the interface of SiO<sub>2</sub>/SiC. The results are thought to be important for the industrial application of SiC and SiC-based devices on the practical epitaxy wafer selection.

### § 4.3 Influence of Curvature Induced Stress on First Principle Calculation and the Reliability on 4H-SiC (0001) Thermally Grown SiO<sub>2</sub> Gate Oxide

The effect of biaxial strain on the band gap of SiO<sub>2</sub>/4H-SiC (0001) was studied by first-principles calculation. It is found that the compressive and tensile strains lead to a change in the band gap of SiO<sub>2</sub>/4H-SiC (0001), where the structure at 2% compression is the equilibrium state of the strain structure. The size of the band gap is mainly affected by the O-2p state in SiO<sub>2</sub> and the C-2p and Si-3p states in SiC. Therefore, the value of E<sub>g</sub> can be adjusted by strain. The smaller the tensile, the larger the E<sub>g</sub>, the smaller the interface state. The larger the compression, the smaller the E<sub>g</sub>, and the larger the interface state. At the same degree of bending, the compression is greater than the E<sub>g</sub> of the tensile. These results indicate that the strain method can be used to adjust the band gap of SiO<sub>2</sub>/4H-SiC, thereby changing the interface state. On the other hands, gate oxide films on silicon carbide (SiC) markedly affect the performance of SiC metal-oxide-semiconductor field effect transistors (MOSFETs). We used current-voltage (I-V) measurements to investigate the influence of curvature induced stress/strain on the breakdown electric field and the charge-to-breakdown (Q<sub>BD</sub>) at SiO<sub>2</sub>/SiC, defined here as time-zero dielectric breakdown and time-dependent dielectric breakdown, respectively. The curvature of the epitaxy wafers was characterized by a thin film stress measurement system. The compression/tensile curvature decreased E<sub>BD</sub> and Q<sub>BD</sub> during the dry thermal oxidation process. Furthermore, first-principle calculations suggested that the energy levels of the samples were related to the lattice constants of the SiC crystal, indicating that stress mainly affected the SiO<sub>2</sub>/SiC interface. We suggest that a “stress free” oxide film might be the best choice for SiC-MOSFET applications.

#### § 4.3.1 Introduction

Silicon carbide (SiC) is considered to be the most suitable material for power devices applied in high-power and high-temperature electronics owing to its high critical (breakdown) electric field strength and high thermal conductivity. Additionally, SiC is attractive because, like Si, its native oxide is SiO<sub>2</sub>, enabling thermal oxidation to form a SiO<sub>2</sub> layer as gate insulator for metal-oxide-semiconductor field effect transistors (MOSFETs) having a SiO<sub>2</sub>/SiC interface. However, unlike ideal SiO<sub>2</sub>/Si interfaces, SiO<sub>2</sub>/SiC interfaces formed by thermal oxidation of SiC contain many interfacial trap sites, which not only reduce the channel

mobility of SiC-MOSFETs but also decrease the performance reliability.

The interface of SiO<sub>2</sub>/SiC can be improved to some extent by performing certain processes, such as high-temperature oxidation<sup>[12]</sup> and NO post-oxidation annealing<sup>[13]</sup>. However, it is unclear how interfacial traps are passivated by nitridation<sup>[2]</sup>. Recently, ex situ and in situ experiments have suggested that physical stress accumulates in SiO<sub>2</sub>/SiC stacks formed by the thermal oxidation of SiC<sup>[16]</sup>. Furthermore, investigations of near-interface oxides at thermally grown SiO<sub>2</sub>/SiC interfaces by infrared spectroscopy have shown a strong correlation between the stress of near-interface oxides and the formation of near-interface oxide traps<sup>[15]</sup>.

To find out the physical origin of the correlation between poor SiO<sub>2</sub>/SiC interface traps and the oxidation processes, a first-principle calculation is discussed that the stress at SiO<sub>2</sub>/SiC interface. The calculation showed the stress induced during the thermal oxidation, the results of calculation is critical to understanding the formation of the SiO<sub>2</sub>/SiC interface defects<sup>[22]</sup>. The experiment results of SiO<sub>2</sub>/SiC interface density on the physical stress have not yet been clarified.

The compressive/tensile curvature is thought to increase the positive V<sub>fb</sub>-shift (negative fixed charge) of SiO<sub>2</sub> and the interface density of SiO<sub>2</sub>/SiC during dry thermal oxidation process,<sup>[23]</sup> indicating that stress mainly affects the SiO<sub>2</sub>/SiC interface. In previous reports, the lowest interface state density was obtained for an oxide formed at a curvature of 0.0262 1/m, the lowest stress/strain. However, the reliability, such as the electric field (E<sub>BD</sub>) and the charge-to-breakdown (Q<sub>BD</sub>) of thermal oxide SiO<sub>2</sub>, has not been investigated.

To realize SiC based MOS devices, it is important that high quality gate oxide can be fabricated. Since the relative positions between the atoms affect the band structure, the lattice mismatch of the heterostructure causes strain generation, and the band gap (E<sub>g</sub>) can be adjusted the desired structural and electronic properties can be obtained. This lattice mismatch can result in biaxial strain in the (0001) plane or uniaxial strain in the [0001] direction. At present, based on density functional theory (DFT), the band gap modulation of strain method has been studied in SiC structures<sup>[23, 24]</sup>.

In this study, since in DFT, local density approximation (LDA) or generalized gradient approximation (GGA) tends to seriously underestimate the band gap of semiconductors due to the self-interaction errors inherent in local processing. The Heyd-Scuseria-Ernzerhof (HSE06) mixing function is very close to the experimental value in calculating the  $E_g$  of a semiconductor<sup>[25]</sup>. For example, in our calculations, the unstrained 4H-SiC has an  $E_g$  of 3.2 eV which is very close to the experimental value of 3.3 eV. However, if the GGA-Perdew-Burke-Ernzerhof (PBE) method is used, the  $E_g$  is only 2.24 eV. Therefore, in this paper, we use the HSE06 mixing function in the first-principles calculation to study the effect of the biaxial strain parallel to the (0001) plane on the band gap of the SiO<sub>2</sub>/4H-SiC structure.

We also investigated the effects of stress in SiO<sub>2</sub>/SiC structures, formed by dry-O<sub>2</sub> oxidation, paying close attention to the  $E_{BD}$  and the  $Q_{BD}$  at the SiO<sub>2</sub>/SiC interface by I-V measurements, namely, time-zero dielectric breakdown (TZDB) and time-dependent dielectric breakdown (TDDB), respectively.

In this study, all calculation is performed the first principle study by the Vienna Ab initio Simulation Package Code (VASP), which is based on the density function theory<sup>[8]</sup>. And the structural relaxation was performed under the GGA using exchange-correlation given by PBE scheme<sup>[26]</sup>. The electronic structures of bulk SiC and SiO<sub>2</sub> were determined through the HSE06 hybrid functional<sup>[27]</sup>. The parameter AEXX uses 40%. We used Projector-Augmented Wave (PAW) potential with the cutoff energy of plane-waves used in the calculation was 550 eV. The geometry relaxations and electronic structure calculations were performed applying the 6×3×1 k-points meshes using the Monkhorst-Pack scheme. When structural relaxation and calculations are performed, it stops until all Feynman-Hellmann forces are less than 0.02 eV / Å.

We modeled a supercell composed of 6 bilayers of 4H-SiC (1×√3) and 10 Å thick of β-tridymite SiO<sub>2</sub>. The single crystal cell structure of 4H-SiC and SiO<sub>2</sub> is shown in Figure 4-18(a) and (b) respectively. An interface is formed on the 4H-SiC (0001) plane and the Si surface of 4H-SiC is in contact with the oxygen atom of SiO<sub>2</sub>. Both the top and bottom layers of the model are H terminated and that for the entire structure contains 43 atoms. In addition, the slabs were separated by a vacuum layer more than 15 Å thick. In our

calculations, a stress of -5% to 5% is applied to the biaxial strain parallel to the (0001) plane. Then, the bottom H atom and the three 4H-SiC bilayers remain fixed, and all remaining atoms are relaxed to complete the optimization of SiO<sub>2</sub>/4H-SiC and its strain structure. The degree of biaxial strain is defined as  $\varepsilon = (a - a_0)/a_0 \times 100\%$ , where  $a_0$  ( $a$ ) denote the lattice constants of the equilibrium (strained) crystal.  $E > 0$  ( $\varepsilon < 0$ ) signifies the tensile (compressive) strain.




Figure 4-18. The single crystal structure of (a) 4H-SiC and (b) SiO<sub>2</sub>. The blue, red, and pink circles are Si, O, and C atoms, respectively.

We compare the calculation results of this paper, previous experimental values and other calculation methods to obtain the lattice constants  $a_0$ ,  $c_0$  and  $E_g$  of 4H-SiC, as shown in Table IV-IV. It can be seen that there is good agreement between our calculation results and the theoretical data of previous experiments, which indicates that the calculation method used is reasonable. Figure 4-19 shows the SiO<sub>2</sub>/4H-SiC (0001) structure in the stress-free state of this study, which has been relaxed. On the basis of this, a stress of -5% to +5% is simultaneously applied to the  $a$ -axis and the  $b$ -axis (biaxial) of the SiO<sub>2</sub>/4H-SiC (0001) structure.

Table IV-IV. The lattice constants  $a_0$ ,  $c_0$  and  $E_g$  of 4H-SiC obtained in the calculation results herein, previous experimental values and other calculation methods.

	Calculated	Experimental	Other theoretical
$a_0$ (Å)	3.094	3.073	3.082
$c_0$ (Å)	10.14	10.125	10.095
$E_g$ (eV)	3.2	3.3	2.24




Figure 4-19. The supercell structures of the SiO<sub>2</sub>/4H-SiC(0001) in the stress-free state. The blue, red, pink, and brown circles are Si, O, H, and C atoms, respectively.

### § 4.3.2 Experiment method

We selected 4-inch SiC full wafers for the experiments, which were sufficiently large (>2-inch) to allow the curvature caused by stress to be measured. The 4 °-off-axis n-type 4H-SiC (0001) Si-face substrates with a 12 μm n-type epitaxial layer doped with nitrogen at an effective carrier density ( $N_d - N_a$ )  $8 \times 10^{15} \text{ cm}^{-3}$  were used to fabricate MOS capacitors. The radius of curvature  $\mathcal{R}$  of the samples was measured by a thin film stress measurement system (FLX-2320-S). The curvatures of the selected tensile samples A and B were  $-0.0132$  and  $-0.0091$  (1/m), respectively. Boron ions were implanted at a fixed energy (110 keV) and at different doses into the (0001) C-face/back side, of samples C and D at room temperature. After boron implantation, we noticed that the implanted samples C and D were compressed, which indicated an initial tension (see Table IV-V).

Table IV-V. Boron implantation dose, curvature, and stress of samples.

Sample	Implantation Dose (cm <sup>-2</sup> )	Radius (m)	Curvature (1/m)	Stress /Strain
A	w/o	-75.587	-0.0132	tensile--
B	w/o	-109.445	-0.0091	Tensile-
C	$1.0 \times 10^{16}$	38.205	0.0262	compress+
D	$5.0 \times 10^{15}$	79.504	0.0783	Compress++

The standard Radio Corporation of America cleaning process was performed to remove native oxides and other impurities on the surface of the samples prior to loading the samples

into furnace. Subsequently the samples were subjected to dry oxidation at 1150 °C for 2 h in O<sub>2</sub> and then cooled to room temperature. After oxidation, Al was sputtered onto the sample backside after HF cleaning and anti-sputtering. Finally, Al circular electrodes ( $\phi = 300 \mu\text{m}$ ) were evaporated as top-contacts to form the MOS capacitors. The C-V measurements were performed with an Agilent B1500A probe station in a shielded dark box at room temperature.

### §4.3.3 Results and Discussion

Figure 4-20 shows the strain dependence of the total energy difference ( $E_0$ ) of the SiO<sub>2</sub>/4H-SiC (0001) structure. It can be seen from Figure 4-20 that when  $\epsilon$  is at -5% to 5%, the curve shows smooth characteristics and no abnormal points. This suggests that the biaxial strain along the  $a$  and  $b$  directions may be reasonable, and the strain effect in the SiO<sub>2</sub>/4H-SiC (0001) structure can be studied. The calculated minimum values of  $E_0$  is located at  $\epsilon = -2\%$ , indicating that the equilibrium lattice of 2% compression could be the ground state of these strain structure. [15]




Figure 4-20. The total energy difference ( $E_0$ ) in supercells with respect to the equilibrium value as a function of strain  $\epsilon$  for SiO<sub>2</sub>/4H-SiC(0001).

Figure 4-21 shows the bandgap ( $E_g$ ) as a function of the strain  $\epsilon$  of the SiO<sub>2</sub>/4H-SiC(0001). It can be clearly seen from Figure 4-22 that the band gap size of the structure can be adjusted by strain. For SiO<sub>2</sub>/4H-SiC(0001),  $E_g$  monotonically decreases when applied in a tensile and compressed state, and the maximum value, that is, the equilibrium value, is  $\epsilon = -2\%$ . In addition, a small fluctuation can be seen near the strain of about -4%, which may be caused by structural transformation.




Figure 4-21. Band gap ( $E_g$ ) as a function of strain  $\varepsilon$  for the  $\text{SiO}_2/4\text{H-SiC}(0001)$ .

In previous experimental studies § 4.2.3, it was found that during dry thermal oxidation, the curvature of compression/tensile resulted in a change in the flat band voltage and an increase in the  $\text{SiO}_2/4\text{H-SiC}$  interface density, as shown in Figure 4-14. It is also proved that the stress affects the interface of  $\text{SiO}_2/4\text{H-SiC}$  [15]. In order to more intuitively observe the change of band gap and interface of  $\text{SiO}_2/4\text{H-SiC}(0001)$  structure under the influence of different stresses, the total density of states before and after stress ( $\varepsilon = \pm 5\%$ ,  $\pm 2\%$ ,  $0\%$ ) is plotted. It can be seen from the Figure 4-21 that when the  $\text{SiO}_2/4\text{H-SiC}(0001)$  structure is in an equilibrium state where the stress is  $\varepsilon = -2\%$ , it has the largest band gap value, and the interface state at this time is relatively minimum. When the stress is  $\varepsilon = +5\%$ , the band gap value of  $\text{SiO}_2/4\text{H-SiC}(0001)$  structure is the smallest, and the interface state at this time is relatively largest. Therefore, as shown in Figure 4-21 and Figure 4-22, the smaller the tensile of the  $\text{SiO}_2/4\text{H-SiC}(0001)$  structure, the larger the  $E_g$  and the smaller the interface state. In contrast, the larger the  $\text{SiO}_2/4\text{H-SiC}(0001)$  structure is compressed, the smaller the  $E_g$  and the larger the interface state. Moreover, at the same degree of strain, the compression is greater than the  $E_g$  of the tensile. By comparing the trends of tensile and compression in Figure 4-22 and Figure 4-14, it is found that the calculation results are basically consistent with the results observed in the experiment, and the stress does affect the interface of  $\text{SiO}_2/4\text{H-SiC}$  by changing the band gap of the structure.




Figure 4-22. Under different stresses  $\varepsilon$  (-5%, -2%, 0, +2%, +5%), (a) The total electron density of states (DOS) of our model  $\text{SiO}_2/4\text{H-SiC}(0001)$  interface calculated with the HSE06 functional and corresponding local electronic density of states decomposed in Si, C, and O (b) O-2p in  $\text{SiO}_2$ , (c) Si-3s, 3p and C-2s, 2p in SiC.

In view of the importance of strain to changing the interface of the device, it is necessary to study the strain effect of  $\text{SiO}_2/4\text{H-SiC}$ . Next, under different stress conditions (-5%, -2%, 0%, +2%, +5%), strain effects were studied by plotting PDOS of different atoms and comparing them with the corresponding total DOS. By comparison, it is found that the band gap of  $\text{SiO}_2/4\text{H-SiC}$  structure under stress is determined by CBM and VBM. Among them, VBM is derived from the 2p state of O atom in  $\text{SiO}_2$ , and O PDOS is shown in Figure 4-22(b). Moreover, as the tensile stress increases or the compressive stress decreases, the main portion of O PDOS near the VBM gradually shifts to a region of higher energy, causing the VBM of the total DOS to move toward its transfer direction. However, CBM is derived from the 2s, 2p state of C atoms in SiC and the 3s and 3p states of Si atoms, and SiC PDOS composed of s and p orbitals of C atoms and Si atoms in SiC is shown in Figure 4-22(c). Unlike VBM, as tensile and compressive stresses increase, SiC PDOS near the CBM gradually shifts to lower energy regions, moving the CBM of the total DOS toward its transfer direction. Taking the unstrained state ( $\varepsilon=0\%$ ) as an example, by comparing the total DOS near the CBM with Si PDOS and C PDOS, the C 2s, 2p state, and the Si-3s and 3p states contribute to the total DOS, but C 2p And the Si 3p state dominates, as shown in Figure 4-23. Therefore, the PDOS near the CBM and VBM changes the band gap of the strain structure as the tensile and compressive movements, which in turn affects the state of the interface. This may be mainly affected by the strained SiC

substrate, resulting in a change in the in-band energy level of the SiO<sub>2</sub>/4H-SiC structure. And this change may affect the characteristics of the MOSFET, such as mobility.




Figure 4-23. The stress is  $\varepsilon=0\%$ , The total electron density of states (DOS) of our model SiO<sub>2</sub>/4H-SiC (0001) is compared with the 2s and 2p density of states of C atoms in SiC and the 3s and 3p density of states of Si atoms.

We modelled the structure using six bilayers of 4H-SiC ( $1 \times \sqrt{3}$ ) and a 10-Å thick  $\beta$ -tridymite SiO<sub>2</sub> layer, with the interface at the SiC (0001) surface, saturating all the Si dangling bonds with O. Both the top and bottom layers of the model were H terminated and the entire structure contained 43 atoms. In addition, a sufficiently thick vacuum region of 15 Å was inserted. All calculations were performed with density functional theory (DFT) in the Vienna Ab initio Simulation Package Code. We used the projector-augmented wave potential with plane wave cutoff energy of 550 eV. The k-points of  $6 \times 3 \times 1$  for Brillouin zone sampling were generated with the Monkhorst–Pack scheme. The DFT calculations were performed under the generalized gradient approximation with the exchange–correlation given by the PBE (Perdew–Burke–Ernzerhof) scheme<sup>[7, 8]</sup>. Structural optimization was performed until all the Feynman–Hellmann forces were less than 0.02 eV/Å. For the obtained structure, we investigated the electronic structures using the HSE06 hybrid functional. The calculated band gap of the 4H-SiC/SiO<sub>2</sub> was approximately 3.17 eV, which agreed well with the experimental value of 3.26 eV.

The first-principles calculations indicated that biaxial strain parallel to the (0001) faces lowered the conduction band leading to the formation of interfacial states  $D_{it}$  near the bottom of the conduction band<sup>[26]</sup> in 4H-SiC/SiO<sub>2</sub>. The stress-free strain is defined  $\varepsilon = (a - a_0)/a_0 \%$ ,

where  $a_0$  ( $a$ ) denotes the lattice constants of the equilibrium (strained) crystal.  $\epsilon > 0$  ( $\epsilon < 0$ ) signifies the compressive (tensile) strain. The strain imposed along the a-axis varied from  $-5\%$  to  $5\%$  in our calculations.




Figure 4-24. (Color online) Relationship between curvature for  $D_{it}$  with  $E_c - E = 0.2$  eV, and fitting by first-principle calculations

According to a recent report<sup>[23]</sup>, the compressive/tensile curvature increases the interface density of  $\text{SiO}_2/\text{SiC}$  during dry thermal oxidation processes, as shown in Figure 4-24. The first-principle calculations of  $\epsilon$  and the SiC band gap are not symmetric about the axes, but distributed in the Figure with a relationship similar to that between the SiC substrate curvature and  $D_{it}$ . We note that the shape of the tensile ( $\epsilon < 0$ ) curvature strongly depended on the SiC band gap, whereas the change of compression ( $\epsilon > 0$ ) was slight and smoothed at  $\epsilon > 4$ .

The wavenumber showed only a slight dependence on the shape of curvature and the distribution was discrete (see Figure 4-25). Therefore, the change of wavenumber was essentially weak in  $\text{SiO}_2/\text{SiC}$  interface, leading to a relatively lower energy level of the  $\epsilon = 2$ , which is also the smallest band gap ( $D_{it}$ ). As a result, the energy level of  $\epsilon = 2$  is smaller than that of  $\epsilon = -3$  and  $\epsilon = 5$  by approximately 2 eV. Hence, the  $D_{it}$  of the  $\text{SiO}_2/\text{SiC}$  interface strongly depends on the curvature as schematically illustrated (see Figure 4-24). The interface defects and strain can be affected by the curvature of SiC substrate resulting in local changes of the band gap and energy levels, which finally degrade the n-MOSFET properties, such as mobility.




Figure 4-25. (Color online) Change of LO wavenumbers with curvature and fitting by first-principle calculations.

#### § 4.3.3.1 TZDB Measurement

The C-V characteristics were measured with small signal amplitude of 30mV and using a voltage from -10 V to 10 V, the voltage step of 0.1V. The capacitance-voltage (C-V) characteristics measured with 100 kHz for the 4H-SiC MOS capacitors. The thickness was calculated from the accumulation capacitance of the C-V curves, which is a good agreement with the  $T_{ox}$  determined by ellipsometer, both are about 15 nm.

The thicknesses of the samples are calculated by the high frequency C-V measurement. The  $SiO_2$  thickness of the samples is given by

$$T_{ox} = \frac{\epsilon_0 \epsilon_{SiO_2} A}{C_{ox}} \quad (4-3)$$

A is the area of the 4H-SiC MOS gate electrode, and  $\epsilon_{SiO_2}$  is the dielectric constant of  $SiO_2$ .

To analyze the reliability of the samples, we performed TZDB measurements at room temperature. During the TZDB measurements, a voltage was applied to the gate electrodes of the 4H-SiC MOS-CAP. The voltage was increased in +0.5-V steps until breakdown of the gate oxide. The electric field ( $E_{BD}$ ) used in this experiment is given by<sup>[27]</sup>

$$E_{BD} = \frac{V_g - V_{FB}}{T_{ox}} \quad (4-4)$$

where  $V_g$  is the gate voltage,  $V_{FB}$  is the flat band voltage, which was also determined from the high-frequency C-V characteristics. A constant-current stress slightly lower than the breakdown voltage was applied to the gate oxide at room temperature to analyze the time to breakdown ( $T_{BD}$ ) of the samples.




Figure4-26. Typical J-E characteristics of SiC MOS samples.




Figure 4-27. Relationship between curvature and  $E_{BD}$ .

The leakage current dependence on the density-electric field (J-E) curves for the capacitors oxidized at different curvatures are shown in Figure 4-26, the oxide breakdown characteristics obtained from TZDB measurements. At an electric field as high as about 7.5 MV/cm, the leakage current density is under  $1 \times 10^{-5}$  A/cm<sup>2</sup>. Above 7.5 MV/cm, the current exponentially increases in accordance with the theoretical Fowler-Nordheim (FN) tunneling current. The steepness of the four samples oxidized at different curvatures ranged from 12.2

to 14.0 MV/cm<sup>2</sup>. The E<sub>BD</sub> of the MOS capacitor oxide at a curvature of 0.0262 1/m, i.e., the lowest stress/strain, had the highest value of 14.0 MV/cm. The stress/strain decreased the reliability of the samples, as shown in Figure 4-27 The sample (C) shows the maximum value of the E<sub>BD</sub> as the lowest oxidation strain/stress, which is similar to previous reports on interfacial density.<sup>[6]</sup>

#### § 4.3.3.2 TDDB Measurement

The Weibull distribution plots of the Q<sub>BD</sub> were extracted from constant-voltage TDDB measurements for thermal oxides on the same samples as in Figure 4-28. The TDDB measurements were also performed at room temperature. The TDDB measurement results for the thermally oxidized MOS capacitors are shown in Figure 4-28. It is clearly shown that the slope of sample (A) is different with other samples, it means sample (A) has the different failure model. Beside the stress of sample (A) is largest unique one, the failure model may be related to the extreme maximum stress, the diffusion mechanism of the sample is different from other samples during the oxidation process.




Figure 4-28. (Color online) Weibull distribution of Q<sub>BD</sub> obtained from TDDB measurements of SiC MOS capacitors under different curvatures.

Besides the Q<sub>BD</sub> values at thermal oxides cumulative failure rate of 63.2% for the different radius samples on the 4H-SiC were also analyzed. The value of Q<sub>BD</sub> was also greatest, 0.34 C/cm<sup>2</sup>, when the sample was formed at a curvature of 0.0262 1/m (sample C), i.e., the lowest stress/strain on the 4H-SiC wafer. The Q<sub>BD</sub> value at the cumulative failure rate of 63.2% was 0.34 C/cm<sup>2</sup>. As a result, the improvement in the reliability of thermal oxides grown on the 4H-SiC Si face has been achieved during the lowest stress/strain sample.

It seems that a tensile sample B is reduced in the reliability. Furthermore, in the case of compress sample D, the  $Q_{BD}$  distribution shows a slight worst. It is also believed that the improvement in oxide reliability is related to the decrease in the interface density. During the TDDB measurements, the tensile and compress stress /strain, which are acting as strained on Si-O bonds.

Because of the different failure model of sample (A), only the oxidation temperature dependence of  $Q_{BD}$  is shown in Figure 4-29, at a failure rate 63.2% for the SiC MOS capacitors (B), (C), and (D). For the sample oxidized strain/stress,  $Q_{BD}$  decreased as the oxidation strain/stress increased. This is because the quality of the oxide layer degraded as the gate oxidation strain/stress increased. Ultimately, we can conclude that the more stress wafers as well as more strained Si-O bonds in the B ion-implantation treated sample can result in more interface density on SiO<sub>2</sub>/SiC and worst reliability on SiO<sub>2</sub> oxide.




Figure 4-29. (Color online) Curvature dependence of  $Q_{BD}$  at the failure rate 63.2% [plots of (B), (C), and (D)].

#### § 4.3.4 Conclusions

In conclusion, we studied the effect of biaxial strain on the SiO<sub>2</sub>/4H-SiC (0001) band gap using the HSE06 hybrid function in first-principles calculations. The calculation results support previous experimental phenomena. When SiO<sub>2</sub>/4H-SiC (0001) is compressed by 2% ( $\epsilon=-2\%$ ), the structural band gap value  $E_g$  is the smallest and the interface state is the smallest as the ground state of these strain structures. In addition, the  $E_g$  value of SiO<sub>2</sub>/4H-SiC (0001) can also be adjusted by strain, and the smaller the tensile, the larger the  $E_g$  and the smaller the

interface state. In contrast, the larger the SiO<sub>2</sub>/4H-SiC (0001) is compressed, the smaller the E<sub>g</sub> and the larger the interface state. Moreover, at the same degree of bending, the compression is greater than the tensile E<sub>g</sub>. In addition, small fluctuations seen around a strain of about -4% may be caused by structural transformation. In addition, the study also found that the O-2p state in SiO<sub>2</sub> and the C-2p and Si-3p states in SiC cause changes in the strain structure band gap by affecting VBM and CBM, respectively.

The band gap of SiC and its energy levels were calculated by first-principle calculations, and the energy levels (E<sub>0</sub>) of the samples related to the lattice constants of the SiC crystal, indicating that stress mainly affected the SiO<sub>2</sub>/SiC interface. Furthermore, we studied E<sub>BD</sub> and Q<sub>BD</sub> by I-V measurements. The curvature of the epitaxy wafers was characterized by a thin film stress measurement system. The excessive compressive/tensile curvature, induced by stress/strain, decreased reliability of SiO<sub>2</sub> films, expressed by E<sub>BD</sub> and Q<sub>BD</sub> during dry thermal oxidation processes. Furthermore, the sample with optimal reliability was obtained for the oxide formed at a curvature of 0.0262 1/m, i.e., the lowest stress/strain. This finding is consistent with previous reports concerning by interface density, which is also demonstrated by the first-principle calculations. We suggest that a “stress free” oxide film might be the best choice for SiC-MOSFET applications. These results will be useful for industrial applications of SiC and SiC-based devices and practical epitaxy wafer selection.

#### § 4.4 References

- [1] J. Edgar, Prospects for device implementation of wide band gap semiconductors, *J. Mater. Res.* 7 (1992), 235-252.
- [2] T. Kimoto, Material science and device physics in SiC technology for high-voltage power devices, *Jpn. J. Appl. Phys.* 54(2015), 040103.
- [3] B. J. Baliga, *Fundamentals of Power Semiconductor Devices*, 1st ed. (Berlin, New York, 2008) p. 183.
- [4] Z. J. Pei, R. F. Graham, et al., Grinding of silicon wafers: A review from historical perspectives, *Int. J. Machine Tools Manufacture.* 48 (2008) 1297.
- [5] S. Tsukimoto, G. Maruyama, Correlation between Local Strain Distribution and Microstructure of Grinding-Induced Damage Layers in 4H-SiC, *IEEE ECSCRM.* 897 (2017) 177.
- [6] K. Shiraishi, K. Chokawa, H. Shirakawa, et.al., First principles study of SiC/SiO<sub>2</sub> interfaces towards future power devices, *IEDM Tech. Dig.*, 21.3.1 (2014)
- [7] Equip. Mater. Int., 2007. San Jose, CA, USA, SEMI Standard, MF657-0707
- [8] D. A. Deen, and J. G. Champlain, High frequency capacitance-voltage technique for the extraction of interface trap density of the heterojunction capacitor: Terman's method revised. *Appl. Phys. Lett.* 99 (2011) 053501.
- [9] E. Stein, A. Golz, et al., Characterization of annealed oxides on n-type 6H SiC by high- and low- frequency CV measurements, *Microelectronics Engineering.* 28 (1995), 201-201.
- [10] H. Yoshioka, T. Nakamura, and T. Kimoto, Accurate evaluation of interface state density in SiC metal-oxide-semiconductor structures using surface potential based on depletion capacitance, *Journal of Applied Physics*, 111 (2012) 014502.
- [11] K. T. Queeney, M. K. Weldon, J. P. Chang, et.al., Infrared spectroscopic analysis of the Si/SiO<sub>2</sub> interface structure of thermally oxidized silicon, *J. Appl. Phys.* 87 (2000) 1322.
- [12] T. Hosoi, D. Nagai, M. Sometani, Y. Katsu, H. Taketa, T. Shimura, M. Takei, and H. Watanabe, Ultrahigh-temperature rapid thermal oxidation of 4H-SiC(0001) surfaces and oxidation temperature dependence of SiO<sub>2</sub>/SiC interface properties, *Appl. Phys. Lett.* 109, 182114 (2016).
- [13] H. Yoshioka, T. Nakamura, T. Kimoto, Generation of very fast states by nitridation of the SiO<sub>2</sub>/SiC interface, *J. Appl. Phys.* 112, 024520 (2012).

- [14] Yue M, Dong X, Fang X, et al. Effect of interface reaction and diffusion on stress-oxidation coupling at high temperature [J]. *Journal of Applied Physics*, 2018, 123(15):155301.
- [15] Hirai H, Kita K. Difference of near-interface strain in SiO<sub>2</sub> between thermal oxides grown on 4H-SiC by dry-O<sub>2</sub> oxidation and H<sub>2</sub>O oxidation characterized by infrared spectroscopy [J]. *Applied Physics Letters*, 2017, 110(15):152104.1-152104.5.
- [16] Li X, Ermakov A, Amarasinghe V, et al. Oxidation induced stress in SiO<sub>2</sub>/SiC structures [J]. *Applied Physics Letters*, 2017, 110(14):141604.1-141604.4.
- [17] Watanabe H, Hosoi T, Kirino T, et al. Synchrotron x-ray photoelectron spectroscopy study on thermally grown SiO<sub>2</sub>/4H-SiC(0001) interface and its correlation with electrical properties[J]. *Applied Physics Letters*, 2011, 99(2):21907-0.
- [18] Chanthaphan A, Hosoi T, Nakano Y, et al. Understanding and controlling bias-temperature instability in SiC metal-oxide-semiconductor devices induced by unusual generation of mobile ions [J]. *Applied Physics Letters*, 2013, 102(9):093510.
- [19] Fukuda K, Suzuki S, Tanaka T, et al. Reduction of interface-state density in 4H-SiC n-type metal-oxide-semiconductor structures using high-temperature hydrogen annealing[J]. *Applied Physics Letters*, 2000, 76(12):1585-1587.
- [20] Matsushita Y I, Furuya S, Oshiyama A. Floating Electron States in Covalent Semiconductors [J]. *Physical review letters*, 2012, 108(24):p.246404.1-246404.5.
- [21] Tsuchida H, Kamata I, Izumi K. Infrared analysis of SiO<sub>2</sub> films grown on the 6H-SiC surfaces [J]. *Applied Surface Science*, 1997, 117-118(none):225-229.
- [22] Hirai H, Kita K. Structural difference between near interface oxides grown on Si and C faces of 4H-SiC characterized by infrared spectroscopy [J]. *Applied Physics Letters*, 2013, 103(13):132104.1-132104.4.
- [23] H. Xu, C. Wan, L. Sang, and J-P. Ao, "Influence on Curvature Induced Stress to the Flatband Voltage and Interface Density of 4H-SiC MOS Structure." *Journal of Crystal Growth*, 505, 59 (2019).
- [24] W. Kohn, and L. T. Sham, "Self-Consistent Equations Including Exchange and Correlation Effects." *Phys. Rev.* 140, A1133 (1965).
- [25] J. P. Perdew, K. Burke, and M. Ernzerhof, "Generalized Gradient Approximation Made Simple." *Phys. Rev. Lett.* 77, 3865 (1996).

[26] K. Shiraishi, K. Chokawa, H. Shirakawa, K. Endo, M. Araidai, K. Kamiya, and H. Watanabe, "First Principles Study of SiC/SiO<sub>2</sub> Interfaces Towards Future Power Devices." IEDM14-541, 21.3.1, (2014).

[27] D. Okamoto, H. Yano, T. Hatayama, and T. Fuyuki, "Removal of near-interface traps at SiO<sub>2</sub>/4H-SiC (0001) interfaces by phosphorus incorporation." Appl. Phys. Lett., 96, 203508 (2010).

## Chapter 5: Conclusion and Future Works

### § 5.1 Summary and Conclusions

With the development of silicon carbide material processing technology in recent decades, 4H-SiC Schottky barrier diodes and MOSFETs have already entered the stage of commercialization. However, the current market share of silicon carbide devices is not so high due to their high manufacturing cost of silicon carbide devices makes the market price of silicon carbide devices which is exceed 10 times that of silicon-based devices; on the other hand, it is the unreliability of silicon carbide devices, especially for MOSFET devices in circuits that are often operated under high-frequency switching. Since the successful development of 4H-SiC devices, it has faced many problems such as how to obtain a higher channel mobility, a higher reliability gate oxide film, and whether it can maintain stable operation after receiving a stress impact in a complex circuit. In general, improving the channel mobility can be solved by optimizing the manufacturing process, such as a dense oxide layer, the use of NO annealing and a low-defect SiC / SiO<sub>2</sub> interface, etc. To btain a gate oxide with higher reliability requires a special structure designed to shield the excessively high electric field strength in the oxide layer; and the reliability of the device after receiving stress in the circuit is an important indicator for evaluating whether a power system can maintain stable operation for a long time. In short, before silicon carbide based devices can truly replace silicon-based devices in electronic and electronic systems, these problems must be solved well.

The main research work of the gate oxide process and reliability in this paper are as follows:

(1) Traditional Si materials, because the activation energy of their Si-Si bond is only 1.23 eV, during the oxidation process, the oxidation temperature generally does not exceed 1200°C. Compared with silicon devices, silicon carbide has a higher activation energy, 3.12 eV, and requires an oxidation temperature of more than 1200°C. For this problem, we confirmed that the optimal  $D_{it}$  was obtained for the sample oxidized at 1450°C in the energy range 0.2–0.6 eV below the conduction band edge of SiC. However, there was a trade-off

between  $D_{it}$  and reliability, the sample oxidized at 1250°C showed the most reliable character of those tested.

(2) For reduced the tradeoff between interface density and reliability on oxidation temperature, NO anneal is applied for post oxidation anneal (POA). It is suggest that the interface state density reduces when the POA temperature was elevated or the POA time was extended. We also worked that the effects of NO annealing temperature and time on the reliability of 4H-SiC MOS gate oxide. And from the results of field-to-breakdown ( $E_{BD}$ ) and charge-to-breakdown ( $Q_{BD}$ ), find it is effectively improving the insulation properties and reliability of gate oxide by high temperature NO annealing. During the further results, we found that the reduction of  $D_{it}$  is mainly attribute to NO annealing and higher temperature, not only NO but also Ar annealing, is proof to improve the quality of oxide layer near the SiO<sub>2</sub>/SiC interface and enhance the effect of NO annealing.

(3) In this paper, by commercial silicon carbide epitaxial material, the defects on the interface state and reliability of the gate oxide film are investigated. The effect of grinding-induced stress on interface state density of SiC/SiO<sub>2</sub> was investigated and also calculated by first-principle calculations, and the energy levels ( $E_0$ ) of the samples related to the lattice constants of the SiC crystal, indicating that stress mainly affected the SiO<sub>2</sub>/SiC interface. Furthermore, we studied the excessive compressive/tensile curvature, induced by stress/strain, decreased reliability of SiO<sub>2</sub> films, expressed by  $E_{BD}$  and  $Q_{BD}$  during dry thermal oxidation processes. We suggest that a “stress free” oxide film might be the best choice for SiC-MOSFET applications. These results will be useful for industrial applications of SiC and SiC-based devices and practical epitaxy wafer selection.

## § 5.2 Suggestion for Future Works

In the work, a high-temperature gate oxide process with good gate-oxygen interface performance and high reliability is proposed. The 4H-SiC epitaxial wafer is analyzed for research the relationship between the stress of the wafer and gate-oxygen interface state and its reliability. The first-principles calculation is also applied to confirm the experiment result. However, there are still the following issues that are worth further in-depth discussion:

(1) Although through the NO gas POA, we solved the tradeoff of the oxidation temperature on the interface state and reliability; however, due to the annealing of NO, the

flat band voltage drifted in the negative direction to the negative voltage, making the threshold voltage of the MOSFET device unable to fit the expectations of the power device, that is 3-5V.

(2) We conducted a static test of the reliability of TDDB for gate oxygen under extreme electric fields, but we hope to establish a simple device screening method to eliminate the risk of failure caused by material defects, stress and process problems.

(3) This work is based on the SiC-VDMOSFET device with planar gate-oxygen structure, and it has researched on the Si-face (0001) gate-oxygen process. The a-face (11 $\bar{2}$ 0) gate-oxygen process for the U-groove gate oxygen structure of SiC-UMOSFET will also be valuable for future research.

## **Acknowledgements**

After two years' study for research and full papers publication, and another half year's writing, this thesis was finally accomplished. Without of the help of many people, it could never be completed, thus here I would like to express my sincere gratitude towards them.

First and foremost, I owe my heartfelt thanks to my distinguished and cordial supervisor, Professor Jin-Ping Ao, who influenced me with his insightful ideas and meaningful inspirations, guided me with practical academic advice and feasible instructions, and enlightened me while I was confused during the writing procedure. His thought-provoking comments and patiently encouragements are indispensable for my accomplishment of this thesis. My selection of interface state and reliability as the theoretical framework is deeply motivated by his profound knowledge. Without his dedicated assistance and insightful supervision, this thesis would have gone nowhere.

Then, my faithful appreciation also goes to the prestigious and distinguished Director of High-Frequency High-Voltage Device and Integrated Circuit R&D Centre in Institute of Microelectronics of Chinese Academy of Sciences, Professor Zhi Jin, whose splendid and diversified advices have empowered me with solid language capability and upright academic attitude. I would like to gratefully acknowledge Department of High-Frequency High-Voltage Device and Integrated Circuit R&D Centre, Faculty of Institute of Microelectronics, Chinese Academy of Sciences for providing the resources and needs during the thesis. I would like to extend my appreciation to Mr. Atsushi Kamada for him unconditional help during this research.

Ultimately, thanks go to my parents who are my mentor and guardian from the very beginning in primary school. Without their refined education and care, I could never grow up in such a joyous and cosy environment nor have the courage to confront any obstacles on my way to success.

## Publication List

### Scientific Papers

1) **Hengyu Xu**, Caiping Wan, Bo Li, Huiping Zhu and Jin-Ping Ao, Influence of curvature induced stress on first principle calculation and the reliability of 4H-SiC (0001) thermally grown SiO<sub>2</sub> gate oxide, Microelectronics Reliability, Vol. 100–101, pp 113317 (2019).

2) **Hengyu Xu**, Caiping Wan and Jin-Ping Ao, Reliability of 4H-SiC (0001) MOS Gate Oxide by NO Post-Oxide-Annealing, Materials Science Forum, Vol. 954, pp 109-113, (2019).

3) **Hengyu Xu**, Caiping Wan, Ling Sang and Jin-Ping Ao, Influence on curvature induced stress to the flatband voltage and interface density of 4H-SiC MOS structure, Journal of Crystal Growth, Vol. 505, pp 59-61, (2019).

4) **Hengyu Xu**, Caiping Wan and Jin-Ping Ao, The Correlation between the Reduction of Interface State Density at the SiO<sub>2</sub>/SiC Interface and the NO Post-Oxide-Annealing Conditions, Materials Science Forum, Vol. 954, pp 104-108, (2019).

5) Caiping Wan, **Hengyu Xu**, Jinghua Xia and Jin-Ping Ao, Ultrahigh-temperature oxidation of 4H-SiC (0001) and gate oxide reliability dependence on oxidation temperature, Journal of Crystal Growth, Vol.528, pp 125250, (2019).

6) Shihai Wang, **Hengyu Xu**, Caiping Wan and Jin-Ping Ao, Effect of Grinding-Induced Stress on Interface State Density of SiC/SiO<sub>2</sub>, Materials Science Forum, Vol. 954, pp 121-125, (2019).

### International Conference Presentations

**Hengyu Xu**, Caiping Wan and Jin-Ping Ao, Improved Electrical Properties of 4H-SiC MOS Devices with High Temperature Thermal Oxidation, The 1st Asia-Pacific Conference on Silicon Carbide and Related Materials (APCSCRM2018).