

112 Gb/s PAM-4 Silicon Photonics Receiver Integrated with SiGe-BiCMOS Linear TIA

Daisuke Okamoto, Yasuyuki Suzuki, Koichi Takemura, Junichi Fujikata, and Takahiro Nakamura

Abstract—We have developed a silicon photonics receiver integrated with a SiGe-BiCMOS linear transimpedance amplifier (TIA) using the flip-chip bonding technology to assist in resolving the I/O bottleneck problem in inter-chip data communication. The proposed device demonstrated optical 112 Gb/s four-level pulse amplitude modulation (PAM-4) operations and clear eye openings without any equalization for the pseudorandom binary sequence $2^{15} - 1$ signal. The 3 dB bandwidth and transimpedance gain were designed to be 37.1 GHz and 60.1 dB Ω , respectively, at a supply voltage of 3.3 V. The consumption current of the linear TIA was 95.1 mA, and it resulted in a power consumption of 314 mW (2.8 pJ/bit). A linear TIA circuit is a key technology for PAM-4 operation; therefore, we discussed the linearity of our receiver response through eye diagrams and simulation. The measured eye diagrams agreed with the simulation results, and the proposed device maintained a linear response for up to 450 $\mu\text{A}_{\text{p-p}}$ input current. In addition, its operation rate of 112 Gb/s is the highest operation rate reported for a silicon photonics PAM-4 receiver based on flip-chip 3D integration with a germanium photodetector and a SiGe-BiCMOS linear TIA.

Index Terms— Linear amplifier, optical interconnects, optical receivers, optoelectronic integrated circuit, PAM-4, SiGe-BiCMOS, silicon photonics.

I. INTRODUCTION

THE total amount of worldwide data generation is expected to reach 847 ZB/year in 2021 due to the recent advances in the Internet of Things technologies [1]. Because machine learning and big data analysis require massive computational power, parallel computations are performed by accelerator clusters consisting of GPUs or FPGAs with a large I/O bandwidth of over 1 Tb/s in data centers or high-performance computers [2], [3]. However, switch ASICs connecting those processors require tens of Tb/s of total aggregate bandwidth [4]. As a result, we are facing an I/O bottleneck problem in inter-chip data communication.

Silicon photonics is a promising technology to solve these bottlenecks and implement high-performance, low-power, reliable, and highly integrated optical interconnects that satisfy the growing demands of data centers [5]–[7]. It enables mass

Manuscript received Oct XX, 2021; revised XX XX, 20XX; accepted XX XX, 20XX. Date of publication XX XX, 20XX; date of current version XX XX, 20XX. This paper is based on results obtained from a project, JPNP13004, commissioned by the New Energy and Industrial Technology Development Organization (NEDO).

D. Okamoto, Y. Suzuki, K. Takemura, and T. Nakamura are with the Photonics Electronics Technology Research Association (PETRA), Tsukuba,




Fig. 1. Photographs of (a) the fabricated silicon photonics receiver chip and (b) the SiGe-BiCMOS TIA chip. (c) Schematic cross section of the receiver with description of the main components.

production and cost reduction using the mature CMOS process technology for large-area wafers [8]. Therefore, we proposed a chip-scale optical transceiver based on the silicon photonics technology [6] and demonstrated non-return-to-zero (NRZ) 25 Gb/s \times four-channel operations at 85 $^{\circ}\text{C}$ with a 28 nm CMOS transimpedance amplifier (TIA) in our previous work [9].

Four-level pulse amplitude modulation (PAM-4) has been proposed [10], [11] to meet the strong demand for a receiver with a wider bandwidth [12]–[14]. Optical interconnects based on PAM-4 can increase the transmission bandwidth while maintaining the size and cost of receivers and transmitters. We targeted over 100 Gb/s/channel optical PAM-4 transceivers to realize a silicon photonics-embedded interposer with 51.2 Tb/s total bandwidth by integrating 512 channels [15].

In this study, we developed a silicon photonics receiver

Ibaraki 305-8569, Japan (e-mail: d-okamoto@petra-jp.org; y-suzuki@petra-jp.org; k-takemura@petra-jp.org; t-nakamura@petra-jp.org).

J. Fujikata was with PETRA and is currently with Tokushima University, Tokushima 770-8501, Japan (e-mail: fujikata.junichi@tokushima-u.ac.jp).




Fig. 2. Block diagram of the TIA circuit based on the SiGe-BiCMOS technology.

integrated with a SiGe-BiCMOS linear TIA using flip-chip bonding technology. In addition, we discussed the circuit designs of the linear TIA and the receiver characteristics for 112 Gb/s PAM-4 (56 Gbaud) operations.

II. 112 GB/S OPTICAL RECEIVER BASED ON SILICON PHOTONICS

A. Optical Receiver Chip Design

Photographs of the proposed optical receiver that was fabricated using silicon photonics technology and a SiGe-BiCMOS TIA chip are displayed in Figs. 1(a) and (b), respectively. Fig. 1(c) illustrates the schematic cross section of the receiver. We fabricated a silicon photonics platform using 40 nm node CMOS technology with a 300 mm silicon-on-insulator wafer [8]. A tapered spot-size converter (SSC) with a 160 nm tip width, a silicon waveguide (Si-WG) with of 350 nm width, and a waveguide-type germanium photodetector (Ge-PD) with a lateral PIN junction [16], [17] were integrated on the platform chip. We measured optical frequency response and electrical S-parameters (S_{11} , return loss) to make the equivalent circuit model of the Ge-PD. The PD showed 40 GHz bandwidth and 0.85 A/W responsivity. Circuit parameters were extracted from those results by fitting, and the intrinsic capacitance was approximately 10 fF.

We employed hybrid 3D integration for our receiver wherein the electronic and photonic chips were fabricated separately and then stacked by flip-chip bonding [9], [15], [18]. A 0.95 mm \times 0.95 mm SiGe-BiCMOS TIA chip was mounted onto the 3 mm \times 2.1 mm silicon photonics platform chip by Au-bump thermosonic bonding. The diameter and height of the Au bumps were approximately 60 μ m and 25 μ m, respectively. We utilized hybrid integration to select optimum processes for the electronic and photonic chip independently while considering both performance and cost [5]. Although wire-bonding is widely used for optoelectronics integration [10], [12]–[14], the wire inductance of several hundred pH limits the TIA design; in addition, the electrode pads can only be placed in a row at the chip periphery. In contrast, flip-chip bonding exhibits less parasitic inductance and is suitable for dense multi-channel integration wherein the pads are arranged in two dimensions [11], [15], [18]. Because power integrity is vital for high-speed




Fig. 3. (a) Block diagram of the measurement setup to investigate the receiver characteristics. (b) Eye diagram of the 112 Gb/s optical PAM-4 signal input into the receiver.

operations, decoupling capacitors of 0.1 μ F were mounted in the close vicinity of the TIA chip. Optical PAM-4 signals were input into the Si-WG via SSC and converted to current signals in the Ge-PD. The current signals were linearly amplified to the PAM-4 electrical voltage signals in the TIA.

B. Circuit Design of Linear TIA

As PAM-4 transmission has a minimum of 4.8 dB penalty in signal-to-noise ratio compared to NRZ transmission, the TIA circuit requires broad bandwidth and a large output amplitude to achieve clear eye openings. In addition, linearity is significant for converting four-level optical signals into four-level electrical signals to obtain three equivalent eye openings. The SiGe-BiCMOS technology is suitable for meeting these requirements for high-speed optical PAM-4 receivers.

Our TIA-IC was implemented in the SiGe-BiCMOS technology because it provides high-speed SiGe bipolar transistors ($f_i/f_{max} = 300/345$ GHz) and 180 nm CMOS circuit integration. The block diagram of the linear TIA is given in Fig. 2. The photocurrent from the Ge-PD was input into the TIA stage with a feedback resistance of 250 Ω . The TIA output signals were converted to differential signals at the first linear amplifier (Linear AMP1); this was followed by the second differential linear amplifier (Linear AMP2) and a 50 Ω output buffer with 37.6 μ m \times 37.6 μ m spiral inductors. This circuit had no variable gain amplifier (VGA), but Gilbert-cell-based VGA [19] can be implemented to extend the dynamic range. The 3 dB bandwidth and transimpedance gain Z_T , which is defined as $Z_T = \Delta V_{OUT}/\Delta I_{IN}$, were simulated to be, respectively, 37.1 GHz and 60.1 dB Ω at a supply voltage of 3.3 V. The offset of the input current of up to 900 μ A in the TIA stage was canceled by a DC feedback (DCFB) loop with a low cutoff frequency of 14.2 kHz. The DCFB amplifier was designed based on CMOS to realize a compact and low power consumption circuit.




Fig. 4. (a) Measured and (b) simulated 112 Gb/s PAM-4 eye diagrams of the differential electrical outputs of the receiver at $I_{IN} = 250, 320, 390,$ and $450 \mu A_{pp}$ (10 ps/div, 100 mV/div).

III. EXPERIMENTAL RESULTS AND DISCUSSION

We investigated the characteristics of the proposed receiver for 112 Gb/s optical PAM-4 input signals using the experimental setup described in Fig. 3(a). The optical PAM-4 signals in 1310 nm wavelength were generated by the iXblue 56 Gbaud PAM-4 reference transmitter (LiNbO₃ optical modulator) driven by the Keysight M8199A arbitrary waveform generator (AWG). To investigate the linearity of the receiver, the input optical signal must have linear signal levels and three equal eye openings. Level separation mismatch ratio (R_{LM}) is a metric for the linearity of the transmitter and is defined by

$$R_{LM} = \frac{\min(V_3 - V_2, V_2 - V_1, V_1 - V_0)}{\frac{V_3 - V_0}{3}}, \quad (1)$$

where V_i ($i = 0, 1, 2, 3$) is the individual signal level in PAM-4 [20]. The generated optical signal had three equivalent eye openings and its level separation mismatch ratio (R_{LM}) was 0.98, as displayed in Fig. 3(b). The outer extinction ratio was 5.5 dB at the pseudorandom binary sequence (PRBS) $2^{15} - 1$ pattern. The optical signal was input into the receiver chip via an optical fiber attached to the chip edge with a coupling loss of about 3 dB. The differential electrical outputs of the receiver were measured with a sampling oscilloscope through a 67 GHz GSGSG (Ground-Signal-Ground-Signal-Ground) probe and a 20 cm long RF coaxial cable. DC probes were used to apply a TIA-IC power supply of 3.3 V and a PD bias of 5 V. The current




Fig. 5. Input current dependence of the measured and simulated 112 Gb/s PAM-4 eye diagrams on the differential electrical outputs of the receiver.

TABLE I
CHARACTERISTICS OF SILICON-PHOTONICS RECEIVERS INTEGRATED WITH Ge-PDs AND SiGe-BiCMOS TIAs

	This work	[10]	[14]	[11]
IC technology	SiGe-BiCMOS 180 nm	SiGe-BiCMOS 55 nm	SiGe-BiCMOS 180 nm	SiGe-BiCMOS 55 nm
Photodiode	Waveguide Ge-PD	Waveguide Ge-PD	Waveguide Ge-PD	Waveguide Ge-PD
Integration architecture	3-D (Flip-chip)	Wire-bonded	Wire-bonded	3-D (Flip-chip)
Data rate	112 Gb/s PAM-4	106 Gb/s PAM-4	100 Gb/s NRZ	53 Gb/s NRZ
Test pattern	PRBS $2^{15} - 1$	PRBS $2^9 - 1$	PRBS $2^{15} - 1$	PRBS $2^{31} - 1$
Power (Pj/bit)	2.8	1.5	3.5	1.1*

*Including only front-end circuit.

consumption of the linear TIA was 95.1 mA, and the resulting power consumption was 314 mW (2.8 pJ/bit). To analyze the linearity of the receiver output, the input optical power was controlled via a variable optical attenuator.

The measured 112 Gb/s PAM-4 eye diagrams of the differential electrical outputs of the receiver with respective input current amplitude $I_{IN} = 250, 320, 390,$ and $450 \mu A_{pp}$ are displayed in Fig. 4(a). Fig. 4(b) provides the simulated waveforms for the same input conditions, including the 20 cm RF cable. These input currents corresponded to the respective optical modulation amplitude $P_{IN} = -5.3, -4.2, -3.4,$ and -2.8 dBm defined at the input of the Ge-PD. Measured stress eye closure quaternary (SECQ) values for the eye diagrams were respectively 3.0, 2.4, 1.9, and 1.6 dB. The SECQ metric for receiver electrical signals has the same definition as transmitter dispersion eye closure quaternary (TDECQ) for transmitter optical signals. The symbol error rate (SER) was 3.0×10^{-4} calculated from measured eye heights and noise figures using the sampling oscilloscope at $P_{IN} = -5.8$ dBm, and the minimum sensitivity for $SER < 4.8 \times 10^{-4}$ was estimated to be approximately -6 dBm. The integrated input-referred noise current was $4.3 \mu A_{rms}$ calculated from measured output noise and the transimpedance gain [21]. The measured waveforms revealed clear PAM-4 eye openings without any equalization; they were compatible with the simulation results as well. The R_{LM} of the measured eye diagrams were respectively 0.96, 0.95,

0.94, and 0.91 for the 250–450 $\mu\text{A}_{\text{p-p}}$ inputs. Although the middle eye opening was slightly larger than the upper and lower eyes for $I_{\text{IN}} = 450 \mu\text{A}_{\text{p-p}}$ due to gain saturation, the upper and lower eyes also maintained sufficient openings. The input current dependence of the measured and simulated output amplitude are plotted in Fig. 5. Herein, output swing is defined as the difference between the highest and lowest levels of the PAM-4 eye diagram. This linear TIA was designed to linearly respond to the input current up to 450 $\mu\text{A}_{\text{p-p}}$, and the simulated differential electrical output swing for the 450 $\mu\text{A}_{\text{p-p}}$ input was 630 mV_{p-p}. The measured output amplitudes were compatible with the simulation results within a difference of 15 mV; their corresponding slopes were compatible as well.

Table I summarizes the characteristics of the silicon photonics receivers integrated with Ge-PDs and SiGe-BiCMOS TIAs. Previously, 106 Gb/s PAM-4 [10] and 100 Gb/s NRZ [14] transmissions have been reported with wire-bonding integration, and flip-chip integration was utilized to develop the 53 Gb/s \times four-channel optical transceiver [11]. We successfully demonstrated the 112 Gb/s PAM-4 clear eye openings signal for a longer PRBS 2¹⁵ – 1 test pattern than [10] by leveraging the linear response of the receiver and flip-chip 3D integration with less parasitic inductance and capacitance. This is the highest operation rate for a silicon photonics PAM-4 receiver based on 3D integration with a Ge-PD and a SiGe-BiCMOS linear TIA to the best of our knowledge.

IV. CONCLUSION

In this study, we developed a silicon photonics receiver integrated with a SiGe-BiCMOS linear TIA using flip-chip bonding technology. We successfully demonstrated optical 112 Gb/s PAM-4 (56 Gbaud) operations and clear eye openings in the proposed device without any equalization. The linear response of the proposed device was maintained for up to 450 $\mu\text{A}_{\text{p-p}}$ input current in both measurement and simulation waveforms. This is the highest reported operation rate for a silicon photonics PAM-4 receiver based on 3D integration. These results and performance parameters verify the ability of our receiver to be applied to a densely integrated silicon photonics-embedded interposer.

ACKNOWLEDGMENT

The authors thank Minoru Okamoto and Masanawo Yamagishi for their technical assistance. In addition, they are grateful to Nobuhiro Ooki and Naohito Baba for their assistance in measurement and fabrication of the receiver.

REFERENCES

- [1] *Cisco Global Cloud Index: Forecast and Methodology, 2016–2021*, Cisco White Paper, 2018.
- [2] J. Choquette, E. Lee, R. Krashinsky, V. Balan, and B. Khailany, “3.2 the A100 datacenter GPU and ampere architecture,” in *2021 IEEE Int. Solid-State Circuits Conf. (ISSCC)*, San Francisco, USA, 2021, pp. 48–50.
- [3] *L- and H-Tile Transceiver PHY User Guide*, Intel, 2021.
- [4] C. Minkenberg, R. Krishnaswamy, A. Zilkie, and D. Nelson, “Co-packaged datacenter optics: Opportunities and challenges,” *IET Optoelectron.*, vol. 15, no. 2, pp. 77–91, Apr. 2021.
- [5] Y. Urino, T. Nakamura, and Y. Arakawa, “Silicon optical interposers for high-density optical interconnects,” in *Silicon Photonics III*, 1st ed., Berlin, Germany: Springer, 2016, pp. 1–39.
- [6] D. Okamoto, Y. Suzuki, K. Yashiki, Y. Hagihara, and M. Tokushima, “A 25-Gb/s $5 \times 5 \text{ mm}^2$ chip-scale silicon-photonics receiver integrated with 28-nm CMOS transimpedance amplifier,” *J. Lightwave Technol.*, vol. 34, no. 12, pp. 2988–2995, June 2016.
- [7] X. Chen, S. R. Bickham, H.-F. Liu, O. I. Dosunmu, J. E. Hurley, and M.-J. Li, “25 Gb/s transmission over 820 m of MMF using a multimode launch from an integrated silicon photonics transceiver,” *Opt. Express*, vol. 22, no. 2, pp. 2070–2077, 2014.
- [8] T. Horikawa, D. Shimura, H. Okayama, S.-H. Jeong, H. Takahashi, J. Ushida, Y. Sobu, A. Shiina, M. Tokushima, K. Kinoshita, and T. Mogami, “A 300-mm silicon photonics platform for large-scale device integration,” *IEEE J. Sel. Top Quantum Electron.*, vol. 24, no. 4, pp. 1–15, 2018.
- [9] D. Okamoto, Y. Suzuki, Y. Hagihara, M. Kurihara, T. Nakamura, and K. Kurata, “25 Gbps \times four-channel chip-scale optical receiver operating at up to 85 °C with a temperature-compensation function,” *Jpn. J. Appl. Phys.*, vol. 58, no. SB, pp. SBBE04, 2019.
- [10] J. Lambrecht, H. Ramon, B. Moeneclaey, J. Verbist, M. Vanhovecke, P. Ossieur, P. D. Heyn, J. Van Campenhout, J. Bauwelinck, and X. Yin, “A 106-Gb/s PAM-4 silicon optical receiver,” *IEEE Photonics Technol. Lett.*, vol. 31, no. 7, pp. 505–508, 2019.
- [11] E. Sentieri, T. Copani, A. Paganini, M. Traldi, A. Palladino, A. Santipo, L. Gerosa, M. Repposi, G. Catrini, M. Campo, F. Radice, A. Diodato, R. Pelleriti, D. Baldi, L. Tarantini, L. Maggi, G. Radaelli, S. Cervini, F. Clerici, and A. Moroni, “A 4-channel 200Gb/s PAM-4 BiCMOS transceiver with silicon photonics front-ends for gigabit ethernet applications,” in *IEEE Int. Solid-State Circuits Conf. (ISSCC)*, San Francisco, CA, USA, 2020, pp. 210–212.
- [12] J. Lambrecht, H. Ramon, B. Moeneclaey, J. Verbist, M. Verplaetse, M. Vanhovecke, P. Ossieur, P. De Heyn, J. V. Campenhout, J. Bauwelinck, and X. Yin, “90-Gb/s NRZ optical receiver in silicon using a fully differential transimpedance amplifier,” *J. Light. Technol.*, vol. 37, no. 9, pp. 1964–1973, 2019.
- [13] S. A. Srinivasan, J. Lambrecht, D. Guermami, S. Lardenois, M. Berciano, P. Absil, J. Bauwelinck, X. Yin, M. Pantouvaki, and J. V. Campenhout, “56 Gb/s NRZ O-band hybrid BiCMOS-silicon photonics receiver using Ge/si avalanche photodiode,” *J. Light. Technol.*, vol. 39, no. 5, pp. 1409–1415, 2021.
- [14] W. Li, H. Zhang, X. Hu, D. Lu, D. Chen, S. Chen, J. He, L. Wang, N. Qi, X. Xiao, and S. Yu, “100 Gbit/s co-designed optical receiver with hybrid integration,” *Opt. Express*, vol. 29, no. 10, pp. 1403–1413, 2021.
- [15] K. Takemura, D. Ohshima, A. Noriki, D. Okamoto, A. Ukita, J. Ushida, M. Tokushima, D. Shimura, T. Aoki, and T. Amano, “Silicon-photonics-embedded interposers and their applications,” in *Int. Conf. Electron. Packag. ICEP*, 2021, pp. 35–36.
- [16] J. Fujikata, J. Han, S. Takahashi, K. Kawashita, H. Ono, S.-H. Jeong, Y. Ishikawa, M. Takenaka, and T. Nakamura, “[B-2-02] Si optical modulator with strained SiGe layer and Ge photodetector with lateral PIN junction for 56 Gbaud optical transceiver,” in *Int. Conf. Solid State Devices and Materials (SSDM)*, Nagoya, Japan, 2019.
- [17] J. Fujikata, H. Ono, and T. Nakamura, Study on high-speed photoresponsivity for waveguide-type Ge photodetector with lateral PIN junction (II), presented at 68th JSAP Spring Meeting, Mar. 2021.
- [18] K. Takemura, A. Ukita, Y. Ibusuki, M. Kurihara, A. Noriki, T. Amano, D. Okamoto, Y. Suzuki, and K. Kurata, “Vertical optical and electrical interconnection for chip-scale-packaged Si photonic transceivers,” in *IEEE Int. 3D Syst. Integr. Conf. (3DIC)*, Sendai, Japan, 2019, pp. 1–6.
- [19] G. S. Valdecasa, J. A. Altabas, M. Kupska, J. B. Jensen, and T. K. Johansen, “A 5-50 GHz SiGe BiCMOS linear transimpedance amplifier with 68 dB Ω differential gain towards highly integrated quasi-coherent receivers,” *Electronics*, vol. 10, no. 19, p. 2349, 2021.
- [20] *IEEE Standard for Ethernet*, 802.3 Clause 94, 2015.
- [21] I. G. López, A. Awany, P. Rito, M. Ko, A. C. Ulusoy, and D. Kissinger, “100 Gb/s differential linear TIAs with less than 10 pA/Hz in 130-nm SiGe:C BiCMOS,” *IEEE J. Solid-State Circuits*, vol. 53, no. 2, pp. 458–469, 2018.